summaryrefslogtreecommitdiff
path: root/drivers/ddr
AgeCommit message (Expand)Author
2018-10-12MLK-19907 imx8m: ddr4: Update the refresh_mode settingBai Ping
2018-10-10MLK-19777-03: imx8mm_evk: Optimize the ddr4 init flowBai Ping
2018-10-10MLK-19777-01: imx8mm: rename the lpddr4_ddrphy_train fileBai Ping
2018-08-07MA-12219 [Android] Fix build errors for imx8mmLuo Ji
2018-08-05MLK-18431-02: add a more generic dram init flow for imx8mBai Ping
2018-02-14Revert "drivers/ddr/fsl: Dual-license DDR driver"Tom Rini
2018-02-09drivers/ddr/fsl: Dual-license DDR driverYork Sun
2018-01-30drivers/ddr/fsl: Cleanup unused variableYork Sun
2018-01-30drivers/ddr/fsl: Modify binding registers to save time on data initYork Sun
2018-01-30drivers/ddr/fsl: Add calculation of register control wordsYork Sun
2018-01-30drivers/ddr/fsl: Add 3DS RDIMM supportYork Sun
2018-01-30drivers/ddr/fsl: Fix workaround for A009803York Sun
2018-01-30drivers/ddr/fsl: Fix DDR4 RDIMM supportYork Sun
2018-01-27Merge git://git.denx.de/u-boot-socfpgaTom Rini
2018-01-26Merge git://git.denx.de/u-boot-spiTom Rini
2018-01-25ddr: altera: silence PHY calibration unless in debug modeGoldschmidt Simon
2018-01-24wait_bit: use wait_for_bit_le32 and remove wait_for_bitÁlvaro Fernández Rojas
2018-01-23ddr: fsl: set cdr1 first in case 0.9v VDD is enabled for some SoCsRajesh Bhagat
2018-01-19ddr: marvell: update ddr controller init and freqChris Packham
2018-01-19ddr: marvell: update additional ODT settingChris Packham
2018-01-19ddr: marvell: use correct TREFI valueChris Packham
2018-01-19ddr: marvell: only assert M_ODT[0] on write for a single CSChris Packham
2017-09-11armv8: ls1088a: Add NXP LS1088A SoC supportAshish Kumar
2017-08-16env: Rename getenv/_f() to env_get()Simon Glass
2017-08-13arm: mvebu: ddr3_debug: remove self assignmentsxypron.glpk@gmx.de
2017-08-13arm: mvebu: remove self assignmentxypron.glpk@gmx.de
2017-07-12driver/ddr: Add support for setting timing in hws_topology_mapMarek Behún
2017-06-16treewide: remove unneeded semicolonsMasahiro Yamada
2017-06-12driver: ddr: fsl: Fix compiling error for DDR2York Sun
2017-06-05common: arm: freescale: layerscape: Move header files out of common.hSimon Glass
2017-06-05common: freescale: Move arch-specific declarationsSimon Glass
2017-04-18Merge git://git.denx.de/u-boot-fsl-qoriqTom Rini
2017-04-18ddr: fsl: incorrect logical constraint in populate_memctl_optionsxypron.glpk@gmx.de
2017-04-17drivers: ddr: fsl: fix unused-const-variable warningsThomas Schaefer
2017-04-14Merge branch 'master' of git://git.denx.de/u-boot-socfpgaTom Rini
2017-04-14arm: socfpga: Convert Altera DDR SDRAM driver to use KconfigLey Foon Tan
2017-04-13board_f: Rename initdram() to dram_init()Simon Glass
2017-04-05board_f: Drop return value from initdram()Simon Glass
2017-01-04ddr: fsl: Merge macro CONFIG_NUM_DDR_CONTROLLERS and CONFIG_SYS_NUM_DDR_CTRLSYork Sun
2017-01-04ddr: fsl: Move macro CONFIG_NUM_DDR_CONTROLLERS to KconfigYork Sun
2017-01-04powerpc: mpc85xx: Move CONFIG_SYS_FSL_ERRATUM_* to KconfigYork Sun
2017-01-04arm: layerscape: Move CONFIG_SYS_FSL_ERRATUM_* to KconfigYork Sun
2017-01-04fsl_ddr: Move DDR config options to driver KconfigYork Sun
2016-12-05fsl/ddr: Add erratum_a009942_check_cpo and clean related erratumShengzhou Liu
2016-12-05fsl/ddr: Fix compiling warningShengzhou Liu
2016-11-23powerpc: MPC8555: Remove macro CONFIG_MPC8555York Sun
2016-11-23powerpc: mpc8541: Remove macro CONFIG_MPC8541York Sun
2016-10-27ddr: altera: Configuring SDRAM extra cycles timing parametersChin Liang See
2016-10-06Various, accumulated typos collected from around the tree.Robert P. J. Day
2016-09-26Merge git://git.denx.de/u-boot-fsl-qoriqTom Rini