summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)Author
2015-09-10drm/i915: Don't try to use DDR DVFS on CHV when disabled in the BIOSVille Syrjälä
2015-08-06Merge tag 'topic/drm-misc-2015-07-28' into drm-intel-next-queuedDaniel Vetter
2015-08-05drm/i915:skl: Add WaEnableGapsTsvCreditFixArun Siluvery
2015-07-22drm: Simplify drm_for_each_legacy_plane argumentsDaniel Vetter
2015-07-20Partially revert "drm/i915: s/mdelay/msleep/" in ilk rps codeDaniel Vetter
2015-07-17drm/i915: Fix divide by zero on watermark updateMika Kuoppala
2015-07-15drm/i915/gen9: Add WaFlushCoherentL3CacheLinesAtContextSwitch workaroundArun Siluvery
2015-07-15drm/i915/gen9: Implement WaDisableKillLogic for gen 9Nick Hoath
2015-07-14drm/i915: Add HAS_CORE_RING_FREQ macroAkash Goel
2015-07-14drm/i915/skl: Restrict the ring frequency table programming to SKLAkash Goel
2015-07-13drm/i915: Update PM interrupts before updating the freqDeepak S
2015-07-13drm/i915/skl: Ring frequency table programming changesAkash Goel
2015-07-13drm/i915/skl: Retrieve the Rpe value from PcodeAkash Goel
2015-07-08drm/i915: use dev_priv for the FBC functionsPaulo Zanoni
2015-07-07drm/i915: s/mdelay/msleep/Daniel Vetter
2015-06-29drm/i915: Zero unused WM1 watermarks on VLV/CHVVille Syrjälä
2015-06-29drm/i915: Don't do PM5/DDR DVFS with multiple pipesVille Syrjälä
2015-06-29drm/i915: Try to make sure cxsr is disabled around plane enable/disableVille Syrjälä
2015-06-29drm/i915: Use the memory latency based WM computation on VLV tooVille Syrjälä
2015-06-29drm/i915: Compute display FIFO split dynamically for CHVVille Syrjälä
2015-06-29drm/i915: CHV DDR DVFS support and another watermark rewriteVille Syrjälä
2015-06-29drm/i915: Read wm values from hardware at init on CHVVille Syrjälä
2015-06-29drm/i915: POSTING_READ() in intel_set_memory_cxsr()Ville Syrjälä
2015-06-26drm/i915: Update rps frequencies for BXTBob Paauwe
2015-06-15drm/i915: Remove more ilk rc6 remnantsDaniel Vetter
2015-06-12drm/i915: Don't enable IPS when pixel rate exceeds 95%Ville Syrjälä
2015-06-12drm/i915: Use cached cdclk valueVille Syrjälä
2015-06-04Merge tag 'v4.1-rc6' into drm-nextDave Airlie
2015-05-28drm/i915: s/dpio_lock/sb_lock/Ville Syrjälä
2015-05-28drm/i915: Kill intel_flush_primary_plane()Ville Syrjälä
2015-05-26drm/i915: Use spinlocks for checking when to waitboostChris Wilson
2015-05-22drm/i915: Introduce DRM_I915_THROTTLE_JIFFIESChris Wilson
2015-05-22drm/i915: Enable GTT caching on gen8Ville Syrjälä
2015-05-22drm/i915: Move WaProgramL3SqcReg1Default:bdw to init_clock_gating()Ville Syrjälä
2015-05-22drm/i915: Use ilk_init_lp_watermarks() on BDWVille Syrjälä
2015-05-21drm/i915: Free RPS boosts for all laggardsChris Wilson
2015-05-21drm/i915: Convert RPS tracking to a intel_rps_client structChris Wilson
2015-05-21drm/i915: Limit mmio flip RPS boostsChris Wilson
2015-05-21drm/i915: Limit ring synchronisation (sw sempahores) RPS boostsChris Wilson
2015-05-21drm/i915: s/\<rq\>/req/gDaniel Vetter
2015-05-20drm/i915/chv: Set min freq to efficient frequency on chvDeepak S
2015-05-20drm/i915/chv: Extend set idle rps wa to chvDeepak S
2015-05-20drm/i915/vlv: Remove wait for for punit to updates freq.Deepak S
2015-05-20drm/i915: Be optimistic about future display engines having 7 WM levelsDamien Lespiau
2015-05-20drm/i915: Adding dbuf support for skl nv12 format.Chandra Konduru
2015-05-19drm/i915: fix screen flickeringThomas Gummerer
2015-05-08drm/i915/skl: Fix WaDisableChickenBitTSGBarrierAckForFFSliceCSDamien Lespiau
2015-05-08drm/i915: s/9/intel_freq_opcode(450)/Ville Syrjälä
2015-05-08drm/i915: Setup static bias for GPUDeepak S
2015-04-16drm/i915: Re-adjusting rc6 promotional timer for chvDeepak S
generated by cgit v1.2.3 (git 2.0.4) at 2025-05-27 19:36:24 +0000