summaryrefslogtreecommitdiff
path: root/arch/arm/dts/ca-presidio-engboard.dts
blob: c03dacc54a2aff316f8f9bce7035d577a7805d4c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2020, Cortina Access Inc.
 */

/dts-v1/;

/ {
   #address-cells = <2>;
   #size-cells = <1>;

	mmc0: mmc@f4400000 {
		compatible = "snps,dw-cortina";
		reg = <0x0 0xf4400000 0x1000>;
		bus-width = <4>;
		io_ds = <0x77>;
		fifo-mode;
		sd_dll_ctrl = <0xf43200e8>;
		io_drv_ctrl = <0xf432004c>;
	};

	gpio0: gpio-controller@0xf4329280  {
		compatible = "cortina,ca-gpio";
		reg = <0x0 0xf4329280 0x24>;
		gpio-controller;
		#gpio-cells = <2>;
		status = "okay";
	};
	gpio1: gpio-controller@0xf43292a4  {
		compatible = "cortina,ca-gpio";
		reg = <0x0 0xf43292a4 0x24>;
		gpio-controller;
		#gpio-cells = <2>;
		status = "disabled";
	};

	watchdog: watchdog@0xf432901c {
		compatible = "cortina,ca-wdt";
		reg = <0x0 0xf432901c 0x34>,
		      <0x0 0xf4320020 0x04>;
		status = "okay";
	};

	uart0: serial@0xf4329148  {
		u-boot,dm-pre-reloc;
		compatible = "cortina,ca-uart";
		reg = <0x0 0xf4329148 0x30>;
		status = "okay";
	};

	i2c: i2c@f4329120 {
		compatible = "cortina,ca-i2c";
		reg = <0x0 0xf4329120 0x28>;
		clock-frequency = <400000>;
	};

	sflash: sflash-controller@f4324000 {
		#address-cells = <2>;
		#size-cells = <1>;
		compatible = "cortina,ca-sflash";
		reg = <0x0 0xf4324000 0x50>;
		reg-names = "sflash-regs";
		flash@0 {
			compatible = "jedec,spi-nor";
			spi-rx-bus-width = <1>;
			spi-max-frequency = <108000000>;
		};
	};
};