Age | Commit message (Collapse) | Author |
|
add mmc card support with atmel mci driver
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
Using IP version for different setting
- Higher version supports 8bit mode
- Higher version bus width setting is different
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
Atmel change to new logo since 2012. This patch update the logo to new one.
Signed-off-by: Josh Wu <josh.wu@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
fix typo for OHCI
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
The at91sam9g10 need configure HCK0 to make OHCI work
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
Add usb ohci host support for at91sam9n12ek board
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
at91sam9n12 using PLLB as usb input clock, however it use usb clock
register (PMC_USB) for usb clock divisor, others include usb clock
divisor into PLLB register (bit 29 - 28)
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
Using micro to calculate divisor
Add AT91_PMC_USBS_USB_PLLB definition
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
Add following two configuration for USB clock selecting
- CONFIG_USB_ATMEL_CLK_SEL_PLLB
- using PLLB as usb ohci input clock
- CONFIG_USB_ATMEL_CLK_SEL_UPLL
- using UPLL as usb ohci input clock
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
The at91sam9n12 has PLLA divisor by 2, add it
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
The bit 12 of mckr in at91sam9g20 is used for processor clock divisor
while not like at91sam9g45/9m10g45, at91sam9n12, at91sam9x5 used for
PLLA divisor
So commit fe1d568 (at91: clock: remove chip macro for plla div2)
will cause error operation on at91sam9g20
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
Add support for following features:
- nand boot, with PMECC 2bit ECC for 512 bytes sector
- SPI flash boot
- SD card boot
- LCD support
Signed-off-by: Josh Wu <josh.wu@atmel.com>
|
|
Since at91sam9n12 is a subset of at91sam9x5, so put all at91sam9n12
definitions in at91sam9x5 head file.
Signed-off-by: Josh Wu <josh.wu@atmel.com>
|
|
at91sam9x5, at91sam9n12, at91sam9g45/m10g45 has plla div2 bits. For other
at91 arm926ejs chips, this plla div2 bits (bit-12 in mckr) is reserved and
default value after reset is 0. So we can handle all the chip in a same way.
now we can simply remove the chip select macro.
This patch also changes the div2 code to a more readable format.
Signed-off-by: Josh Wu <josh.wu@atmel.com>
|
|
Using IP version to check whether it has wdrbt bit in mode register
Tested in at91sam9x5ek and at91sam9n12ek.
Signed-off-by: Bo Shen <voice.shen@atmel.com>
[fix warning about incompatible parameter]
Signed-off-by: Josh Wu <josh.wu@atmel.com>
|
|
As the CPU name is not configurable, using CPU string directly
Signed-off-by: Bo Shen <voice.shen@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
Support to boot zImage
Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
[Add bootz for at91rm9200, at91sam9263, at91sam9rl]
Signed-off-by: Bo Shen <voice.shen@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
support to boot device tree Linux kernel
Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
[Add libftd for at91rm9200, at91sam9263, at91sam9rl]
Signed-off-by: Bo Shen <voice.shen@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
[fix Conflicts: include/configs/at91sam9260ek.h]
Signed-off-by: Josh Wu <josh.wu@atmel.com>
|
|
Add at91sam9g20_2mmc nand boot support. on this board, there is no
dataflash, so disable it
change one commet for at91sam9g20ek board
Signed-off-by: Bo Shen <voice.shen@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
Add dataflash boot support on at91sam9x5ek board
Signed-off-by: Bo Shen <voice.shen@atmel.com>
Acked-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
The at91sam9m10g45 also support WDRBT bit, add support for it
Signed-off-by: Bo Shen <voice.shen@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
Signed-off-by: Richard Genoud <richard.genoud@gmail.com>
Acked-by: Bo Shen <voice.shen@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
Signed-off-by: Richard Genoud <richard.genoud@gmail.com>
Acked-by: Bo Shen <voice.shen@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
Signed-off-by: Richard Genoud <richard.genoud@gmail.com>
Acked-by: Bo Shen <voice.shen@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
Signed-off-by: Josh Wu <josh.wu@atmel.com>
Acked-by: Andreas Bießmann <andreas.devel@googlemail.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
[merge with updated mtdparts parameter]
Signed-off-by: Josh Wu <josh.wu@atmel.com>
|
|
happened.
Signed-off-by: Josh Wu <josh.wu@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
Signed-off-by: Josh Wu <josh.wu@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
Since the at91sam9263, the mmc hardware support multi blocks read/write. So this driver enable it.
Signed-off-by: Josh Wu <josh.wu@atmel.com>
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
|
|
1. if CONFIG_SYS_NAND_ONFI_DETECTION is defined, driver will check NAND flash's
ecc minimum requirement in ONFI parameter.
a) if CONFIG_PMECC_CAP, CONFIG_PMECC_SECTOR_SIZE are defined. then use it.
Driver will display a WARNING if the values are different from ONFI
parameters.
b) if CONFIG_PMECC_CAP, CONFIG_PMECC_SECTOR_SIZE are not defined, then use
the value from ONFI parameters.
* If ONFI ECC parameters are in ONFI extended parameter page, since we
are not support it, so assume the minimum ecc requirement is 2 bits
in 512 bytes.
* For non-ONFI support nand flash, also assume the minimum ecc
requirement is 2 bits in 512 bytes.
2. if CONFIG_SYS_NAND_ONFI_DETECTION is not defined, just use CONFIG_PMECC_CAP
and CONFIG_PMECC_SECTOR_SIZE.
Signed-off-by: Josh Wu <josh.wu@atmel.com>
|
|
Define the galois index table offset in chip head file. So user do not need
to set by himself. Driver will set it correctly according to sector_size.
Signed-off-by: Josh Wu <josh.wu@atmel.com>
|
|
Add NAND partition table, EK board support boot up NAND flash using
the same NAND partition table
Add Index in this file
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
This patch add following EK information
- at91sam9x5ek
- sama5d3xek
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
This patch implement following things
- The link no longer accessable
- Remove the error configuration command
- Update soldered data flash memory map
- Update at91sam9m10g45ek memory size to 128MiB
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
assignment from incompatible pointer type
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
This patch fix following building warning
- implicit declaration of function 'at91_gmacb_hw_init'
- implicit declaration of function 'at91_lcd_hw_init'
- implicit declaration of function 'atmel_mci_init'
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
warning: left shift count >= width of type
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
Change nand partition table according to www.at91.com/linux4sam
more information: http://www.at91.com/linux4sam/bin/view/Linux4SAM/GettingStarted#Linux4SAM_NandFlash_demo_Memory
|
|
Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
|
|
Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
|
|
|
|
|
|
|
|
|
|
board name.
In this patch, we
1. change the soc file and board directory to correct name.
2. change the macro name from CONFIG_AT91SAMA5 to CONFIG_SAMA5D3.
3. change the defconfig name to sama5d3xek_xxx.
|
|
sam9x5: fix ethernet pins in MII mode
|
|
|
|
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
- update file header
- remove useless code
- align the code
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|
|
Signed-off-by: Bo Shen <voice.shen@atmel.com>
|