summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/vybrid-common/speed.c
diff options
context:
space:
mode:
authorJingchang Lu <b35083@freescale.com>2012-07-02 17:18:47 +0800
committerJustin Waters <justin.waters@timesys.com>2012-09-07 15:22:42 -0400
commit83983d6a761a3a07ddb6a6de12bd9000d06a84bd (patch)
tree435aab16436aa417a14657ea22ccc0d3ba7835cf /arch/arm/cpu/armv7/vybrid-common/speed.c
parent85c344e5f98408c0bcf988a6c6fca68c1f3c2015 (diff)
Add arch support for Vybrid platform
Signed-off-by: TsiChung Liew <tsicliew@gmail.com>
Diffstat (limited to 'arch/arm/cpu/armv7/vybrid-common/speed.c')
-rw-r--r--arch/arm/cpu/armv7/vybrid-common/speed.c41
1 files changed, 41 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv7/vybrid-common/speed.c b/arch/arm/cpu/armv7/vybrid-common/speed.c
new file mode 100644
index 0000000000..df768b37e4
--- /dev/null
+++ b/arch/arm/cpu/armv7/vybrid-common/speed.c
@@ -0,0 +1,41 @@
+/*
+ * (C) Copyright 2000-2003
+ * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
+ *
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <asm/arch/vybrid-regs.h>
+#include <asm/arch/clock.h>
+#include <asm/io.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int get_clocks(void)
+{
+ gd->bus_clk = 66000000;
+ gd->ipg_clk = 66000000;
+#ifdef CONFIG_FSL_ESDHC
+ gd->sdhc_clk = 132000000;
+#endif
+ return 0;
+}