1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
/*
* HND Run Time Environment ioctl.
*
* Copyright (C) 1999-2017, Broadcom Corporation
*
* Unless you and Broadcom execute a separate written software license
* agreement governing use of this software, this software is licensed to you
* under the terms of the GNU General Public License version 2 (the "GPL"),
* available at http://www.broadcom.com/licenses/GPLv2.php, with the
* following added to such license:
*
* As a special exception, the copyright holders of this software give you
* permission to link this software with independent modules, and to copy and
* distribute the resulting executable under terms of your choice, provided that
* you also meet, for each linked independent module, the terms and conditions of
* the license of that module. An independent module is a module which is not
* derived from this software. The special exception does not apply to any
* modifications of the software.
*
* Notwithstanding the above, under no circumstances may you combine this
* software in any way with any other Broadcom software provided under a license
* other than the GPL, without Broadcom's express prior written consent.
*
*
* <<Broadcom-WL-IPTag/Open:>>
*
* $Id: rte_ioctl.h 514727 2014-11-12 03:02:48Z $
*/
#ifndef _rte_ioctl_h_
#define _rte_ioctl_h_
/* RTE IOCTL definitions for generic ether devices */
#define RTEGHWADDR 0x8901
#define RTESHWADDR 0x8902
#define RTEGMTU 0x8903
#define RTEGSTATS 0x8904
#define RTEGALLMULTI 0x8905
#define RTESALLMULTI 0x8906
#define RTEGPROMISC 0x8907
#define RTESPROMISC 0x8908
#define RTESMULTILIST 0x8909
#define RTEGUP 0x890A
#define RTEGPERMADDR 0x890B
#define RTEDEVPWRSTCHG 0x890C /* Device pwr state change for PCIedev */
#define RTEDEVPMETOGGLE 0x890D /* Toggle PME# to wake up the host */
#define RTE_IOCTL_QUERY 0x00
#define RTE_IOCTL_SET 0x01
#define RTE_IOCTL_OVL_IDX_MASK 0x1e
#define RTE_IOCTL_OVL_RSV 0x20
#define RTE_IOCTL_OVL 0x40
#define RTE_IOCTL_OVL_IDX_SHIFT 1
enum hnd_ioctl_cmd {
HND_RTE_DNGL_IS_SS = 1, /* true if device connected at super speed */
/* PCIEDEV specific wl <--> bus ioctls */
BUS_GET_VAR = 2,
BUS_SET_VAR = 3,
BUS_FLUSH_RXREORDER_Q = 4,
BUS_SET_LTR_STATE = 5,
BUS_FLUSH_CHAINED_PKTS = 6,
BUS_SET_COPY_COUNT = 7
};
#define SDPCMDEV_SET_MAXTXPKTGLOM 1
typedef struct memuse_info {
uint16 ver; /* version of this struct */
uint16 len; /* length in bytes of this structure */
uint32 tot; /* Total memory */
uint32 text_len; /* Size of Text segment memory */
uint32 data_len; /* Size of Data segment memory */
uint32 bss_len; /* Size of BSS segment memory */
uint32 arena_size; /* Total Heap size */
uint32 arena_free; /* Heap memory available or free */
uint32 inuse_size; /* Heap memory currently in use */
uint32 inuse_hwm; /* High watermark of memory - reclaimed memory */
uint32 inuse_overhead; /* tally of allocated mem_t blocks */
uint32 inuse_total; /* Heap in-use + Heap overhead memory */
} memuse_info_t;
#endif /* _rte_ioctl_h_ */
|
