1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
|
/*
* SROM format definition.
*
* Copyright (C) 1999-2017, Broadcom Corporation
*
* Unless you and Broadcom execute a separate written software license
* agreement governing use of this software, this software is licensed to you
* under the terms of the GNU General Public License version 2 (the "GPL"),
* available at http://www.broadcom.com/licenses/GPLv2.php, with the
* following added to such license:
*
* As a special exception, the copyright holders of this software give you
* permission to link this software with independent modules, and to copy and
* distribute the resulting executable under terms of your choice, provided that
* you also meet, for each linked independent module, the terms and conditions of
* the license of that module. An independent module is a module which is not
* derived from this software. The special exception does not apply to any
* modifications of the software.
*
* Notwithstanding the above, under no circumstances may you combine this
* software in any way with any other Broadcom software provided under a license
* other than the GPL, without Broadcom's express prior written consent.
*
*
* <<Broadcom-WL-IPTag/Open:>>
*
* $Id: bcmsrom_fmt.h 553280 2015-04-29 07:55:29Z $
*/
#ifndef _bcmsrom_fmt_h_
#define _bcmsrom_fmt_h_
#define SROM_MAXREV 13 /* max revision supported by driver */
/* Maximum srom: 12 Kilobits == 1536 bytes */
#define SROM_MAX 1536
#define SROM_MAXW 594
#ifdef LARGE_NVRAM_MAXSZ
#define VARS_MAX LARGE_NVRAM_MAXSZ
#else
#define VARS_MAX 4096
#endif /* LARGE_NVRAM_MAXSZ */
/* PCI fields */
#define PCI_F0DEVID 48
#define SROM_WORDS 64
#define SROM3_SWRGN_OFF 28 /* s/w region offset in words */
#define SROM_SSID 2
#define SROM_SVID 3
#define SROM_WL1LHMAXP 29
#define SROM_WL1LPAB0 30
#define SROM_WL1LPAB1 31
#define SROM_WL1LPAB2 32
#define SROM_WL1HPAB0 33
#define SROM_WL1HPAB1 34
#define SROM_WL1HPAB2 35
#define SROM_MACHI_IL0 36
#define SROM_MACMID_IL0 37
#define SROM_MACLO_IL0 38
#define SROM_MACHI_ET0 39
#define SROM_MACMID_ET0 40
#define SROM_MACLO_ET0 41
#define SROM_MACHI_ET1 42
#define SROM_MACMID_ET1 43
#define SROM_MACLO_ET1 44
#define SROM3_MACHI 37
#define SROM3_MACMID 38
#define SROM3_MACLO 39
#define SROM_BXARSSI2G 40
#define SROM_BXARSSI5G 41
#define SROM_TRI52G 42
#define SROM_TRI5GHL 43
#define SROM_RXPO52G 45
#define SROM2_ENETPHY 45
#define SROM_AABREV 46
/* Fields in AABREV */
#define SROM_BR_MASK 0x00ff
#define SROM_CC_MASK 0x0f00
#define SROM_CC_SHIFT 8
#define SROM_AA0_MASK 0x3000
#define SROM_AA0_SHIFT 12
#define SROM_AA1_MASK 0xc000
#define SROM_AA1_SHIFT 14
#define SROM_WL0PAB0 47
#define SROM_WL0PAB1 48
#define SROM_WL0PAB2 49
#define SROM_LEDBH10 50
#define SROM_LEDBH32 51
#define SROM_WL10MAXP 52
#define SROM_WL1PAB0 53
#define SROM_WL1PAB1 54
#define SROM_WL1PAB2 55
#define SROM_ITT 56
#define SROM_BFL 57
#define SROM_BFL2 28
#define SROM3_BFL2 61
#define SROM_AG10 58
#define SROM_CCODE 59
#define SROM_OPO 60
#define SROM3_LEDDC 62
#define SROM_CRCREV 63
/* SROM Rev 4: Reallocate the software part of the srom to accomodate
* MIMO features. It assumes up to two PCIE functions and 440 bytes
* of useable srom i.e. the useable storage in chips with OTP that
* implements hardware redundancy.
*/
#define SROM4_WORDS 220
#define SROM4_SIGN 32
#define SROM4_SIGNATURE 0x5372
#define SROM4_BREV 33
#define SROM4_BFL0 34
#define SROM4_BFL1 35
#define SROM4_BFL2 36
#define SROM4_BFL3 37
#define SROM5_BFL0 37
#define SROM5_BFL1 38
#define SROM5_BFL2 39
#define SROM5_BFL3 40
#define SROM4_MACHI 38
#define SROM4_MACMID 39
#define SROM4_MACLO 40
#define SROM5_MACHI 41
#define SROM5_MACMID 42
#define SROM5_MACLO 43
#define SROM4_CCODE 41
#define SROM4_REGREV 42
#define SROM5_CCODE 34
#define SROM5_REGREV 35
#define SROM4_LEDBH10 43
#define SROM4_LEDBH32 44
#define SROM5_LEDBH10 59
#define SROM5_LEDBH32 60
#define SROM4_LEDDC 45
#define SROM5_LEDDC 45
#define SROM4_AA 46
#define SROM4_AA2G_MASK 0x00ff
#define SROM4_AA2G_SHIFT 0
#define SROM4_AA5G_MASK 0xff00
#define SROM4_AA5G_SHIFT 8
#define SROM4_AG10 47
#define SROM4_AG32 48
#define SROM4_TXPID2G 49
#define SROM4_TXPID5G 51
#define SROM4_TXPID5GL 53
#define SROM4_TXPID5GH 55
#define SROM4_TXRXC 61
#define SROM4_TXCHAIN_MASK 0x000f
#define SROM4_TXCHAIN_SHIFT 0
#define SROM4_RXCHAIN_MASK 0x00f0
#define SROM4_RXCHAIN_SHIFT 4
#define SROM4_SWITCH_MASK 0xff00
#define SROM4_SWITCH_SHIFT 8
/* Per-path fields */
#define MAX_PATH_SROM 4
#define SROM4_PATH0 64
#define SROM4_PATH1 87
#define SROM4_PATH2 110
#define SROM4_PATH3 133
#define SROM4_2G_ITT_MAXP 0
#define SROM4_2G_PA 1
#define SROM4_5G_ITT_MAXP 5
#define SROM4_5GLH_MAXP 6
#define SROM4_5G_PA 7
#define SROM4_5GL_PA 11
#define SROM4_5GH_PA 15
/* Fields in the ITT_MAXP and 5GLH_MAXP words */
#define B2G_MAXP_MASK 0xff
#define B2G_ITT_SHIFT 8
#define B5G_MAXP_MASK 0xff
#define B5G_ITT_SHIFT 8
#define B5GH_MAXP_MASK 0xff
#define B5GL_MAXP_SHIFT 8
/* All the miriad power offsets */
#define SROM4_2G_CCKPO 156
#define SROM4_2G_OFDMPO 157
#define SROM4_5G_OFDMPO 159
#define SROM4_5GL_OFDMPO 161
#define SROM4_5GH_OFDMPO 163
#define SROM4_2G_MCSPO 165
#define SROM4_5G_MCSPO 173
#define SROM4_5GL_MCSPO 181
#define SROM4_5GH_MCSPO 189
#define SROM4_CDDPO 197
#define SROM4_STBCPO 198
#define SROM4_BW40PO 199
#define SROM4_BWDUPPO 200
#define SROM4_CRCREV 219
/* SROM Rev 8: Make space for a 48word hardware header for PCIe rev >= 6.
* This is acombined srom for both MIMO and SISO boards, usable in
* the .130 4Kilobit OTP with hardware redundancy.
*/
#define SROM8_SIGN 64
#define SROM8_BREV 65
#define SROM8_BFL0 66
#define SROM8_BFL1 67
#define SROM8_BFL2 68
#define SROM8_BFL3 69
#define SROM8_MACHI 70
#define SROM8_MACMID 71
#define SROM8_MACLO 72
#define SROM8_CCODE 73
#define SROM8_REGREV 74
#define SROM8_LEDBH10 75
#define SROM8_LEDBH32 76
#define SROM8_LEDDC 77
#define SROM8_AA 78
#define SROM8_AG10 79
#define SROM8_AG32 80
#define SROM8_TXRXC 81
#define SROM8_BXARSSI2G 82
#define SROM8_BXARSSI5G 83
#define SROM8_TRI52G 84
#define SROM8_TRI5GHL 85
#define SROM8_RXPO52G 86
#define SROM8_FEM2G 87
#define SROM8_FEM5G 88
#define SROM8_FEM_ANTSWLUT_MASK 0xf800
#define SROM8_FEM_ANTSWLUT_SHIFT 11
#define SROM8_FEM_TR_ISO_MASK 0x0700
#define SROM8_FEM_TR_ISO_SHIFT 8
#define SROM8_FEM_PDET_RANGE_MASK 0x00f8
#define SROM8_FEM_PDET_RANGE_SHIFT 3
#define SROM8_FEM_EXTPA_GAIN_MASK 0x0006
#define SROM8_FEM_EXTPA_GAIN_SHIFT 1
#define SROM8_FEM_TSSIPOS_MASK 0x0001
#define SROM8_FEM_TSSIPOS_SHIFT 0
#define SROM8_THERMAL 89
/* Temp sense related entries */
#define SROM8_MPWR_RAWTS 90
#define SROM8_TS_SLP_OPT_CORRX 91
/* FOC: freiquency offset correction, HWIQ: H/W IOCAL enable, IQSWP: IQ CAL swap disable */
#define SROM8_FOC_HWIQ_IQSWP 92
#define SROM8_EXTLNAGAIN 93
/* Temperature delta for PHY calibration */
#define SROM8_PHYCAL_TEMPDELTA 94
/* Measured power 1 & 2, 0-13 bits at offset 95, MSB 2 bits are unused for now. */
#define SROM8_MPWR_1_AND_2 95
/* Per-path offsets & fields */
#define SROM8_PATH0 96
#define SROM8_PATH1 112
#define SROM8_PATH2 128
#define SROM8_PATH3 144
#define SROM8_2G_ITT_MAXP 0
#define SROM8_2G_PA 1
#define SROM8_5G_ITT_MAXP 4
#define SROM8_5GLH_MAXP 5
#define SROM8_5G_PA 6
#define SROM8_5GL_PA 9
#define SROM8_5GH_PA 12
/* All the miriad power offsets */
#define SROM8_2G_CCKPO 160
#define SROM8_2G_OFDMPO 161
#define SROM8_5G_OFDMPO 163
#define SROM8_5GL_OFDMPO 165
#define SROM8_5GH_OFDMPO 167
#define SROM8_2G_MCSPO 169
#define SROM8_5G_MCSPO 177
#define SROM8_5GL_MCSPO 185
#define SROM8_5GH_MCSPO 193
#define SROM8_CDDPO 201
#define SROM8_STBCPO 202
#define SROM8_BW40PO 203
#define SROM8_BWDUPPO 204
/* SISO PA parameters are in the path0 spaces */
#define SROM8_SISO 96
/* Legacy names for SISO PA paramters */
#define SROM8_W0_ITTMAXP (SROM8_SISO + SROM8_2G_ITT_MAXP)
#define SROM8_W0_PAB0 (SROM8_SISO + SROM8_2G_PA)
#define SROM8_W0_PAB1 (SROM8_SISO + SROM8_2G_PA + 1)
#define SROM8_W0_PAB2 (SROM8_SISO + SROM8_2G_PA + 2)
#define SROM8_W1_ITTMAXP (SROM8_SISO + SROM8_5G_ITT_MAXP)
#define SROM8_W1_MAXP_LCHC (SROM8_SISO + SROM8_5GLH_MAXP)
#define SROM8_W1_PAB0 (SROM8_SISO + SROM8_5G_PA)
#define SROM8_W1_PAB1 (SROM8_SISO + SROM8_5G_PA + 1)
#define SROM8_W1_PAB2 (SROM8_SISO + SROM8_5G_PA + 2)
#define SROM8_W1_PAB0_LC (SROM8_SISO + SROM8_5GL_PA)
#define SROM8_W1_PAB1_LC (SROM8_SISO + SROM8_5GL_PA + 1)
#define SROM8_W1_PAB2_LC (SROM8_SISO + SROM8_5GL_PA + 2)
#define SROM8_W1_PAB0_HC (SROM8_SISO + SROM8_5GH_PA)
#define SROM8_W1_PAB1_HC (SROM8_SISO + SROM8_5GH_PA + 1)
#define SROM8_W1_PAB2_HC (SROM8_SISO + SROM8_5GH_PA + 2)
#define SROM8_CRCREV 219
/* SROM REV 9 */
#define SROM9_2GPO_CCKBW20 160
#define SROM9_2GPO_CCKBW20UL 161
#define SROM9_2GPO_LOFDMBW20 162
#define SROM9_2GPO_LOFDMBW20UL 164
#define SROM9_5GLPO_LOFDMBW20 166
#define SROM9_5GLPO_LOFDMBW20UL 168
#define SROM9_5GMPO_LOFDMBW20 170
#define SROM9_5GMPO_LOFDMBW20UL 172
#define SROM9_5GHPO_LOFDMBW20 174
#define SROM9_5GHPO_LOFDMBW20UL 176
#define SROM9_2GPO_MCSBW20 178
#define SROM9_2GPO_MCSBW20UL 180
#define SROM9_2GPO_MCSBW40 182
#define SROM9_5GLPO_MCSBW20 184
#define SROM9_5GLPO_MCSBW20UL 186
#define SROM9_5GLPO_MCSBW40 188
#define SROM9_5GMPO_MCSBW20 190
#define SROM9_5GMPO_MCSBW20UL 192
#define SROM9_5GMPO_MCSBW40 194
#define SROM9_5GHPO_MCSBW20 196
#define SROM9_5GHPO_MCSBW20UL 198
#define SROM9_5GHPO_MCSBW40 200
#define SROM9_PO_MCS32 202
#define SROM9_PO_LOFDM40DUP 203
#define SROM9_EU_EDCRSTH 204
#define SROM10_EU_EDCRSTH 204
#define SROM8_RXGAINERR_2G 205
#define SROM8_RXGAINERR_5GL 206
#define SROM8_RXGAINERR_5GM 207
#define SROM8_RXGAINERR_5GH 208
#define SROM8_RXGAINERR_5GU 209
#define SROM8_SUBBAND_PPR 210
#define SROM8_PCIEINGRESS_WAR 211
#define SROM8_EU_EDCRSTH 212
#define SROM9_SAR 212
#define SROM8_NOISELVL_2G 213
#define SROM8_NOISELVL_5GL 214
#define SROM8_NOISELVL_5GM 215
#define SROM8_NOISELVL_5GH 216
#define SROM8_NOISELVL_5GU 217
#define SROM8_NOISECALOFFSET 218
#define SROM9_REV_CRC 219
#define SROM10_CCKPWROFFSET 218
#define SROM10_SIGN 219
#define SROM10_SWCTRLMAP_2G 220
#define SROM10_CRCREV 229
#define SROM10_WORDS 230
#define SROM10_SIGNATURE SROM4_SIGNATURE
/* SROM REV 11 */
#define SROM11_BREV 65
#define SROM11_BFL0 66
#define SROM11_BFL1 67
#define SROM11_BFL2 68
#define SROM11_BFL3 69
#define SROM11_BFL4 70
#define SROM11_BFL5 71
#define SROM11_MACHI 72
#define SROM11_MACMID 73
#define SROM11_MACLO 74
#define SROM11_CCODE 75
#define SROM11_REGREV 76
#define SROM11_LEDBH10 77
#define SROM11_LEDBH32 78
#define SROM11_LEDDC 79
#define SROM11_AA 80
#define SROM11_AGBG10 81
#define SROM11_AGBG2A0 82
#define SROM11_AGA21 83
#define SROM11_TXRXC 84
#define SROM11_FEM_CFG1 85
#define SROM11_FEM_CFG2 86
/* Masks and offsets for FEM_CFG */
#define SROM11_FEMCTRL_MASK 0xf800
#define SROM11_FEMCTRL_SHIFT 11
#define SROM11_PAPDCAP_MASK 0x0400
#define SROM11_PAPDCAP_SHIFT 10
#define SROM11_TWORANGETSSI_MASK 0x0200
#define SROM11_TWORANGETSSI_SHIFT 9
#define SROM11_PDGAIN_MASK 0x01f0
#define SROM11_PDGAIN_SHIFT 4
#define SROM11_EPAGAIN_MASK 0x000e
#define SROM11_EPAGAIN_SHIFT 1
#define SROM11_TSSIPOSSLOPE_MASK 0x0001
#define SROM11_TSSIPOSSLOPE_SHIFT 0
#define SROM11_GAINCTRLSPH_MASK 0xf800
#define SROM11_GAINCTRLSPH_SHIFT 11
#define SROM11_THERMAL 87
#define SROM11_MPWR_RAWTS 88
#define SROM11_TS_SLP_OPT_CORRX 89
#define SROM11_XTAL_FREQ 90
#define SROM11_5GB0_4080_W0_A1 91
#define SROM11_PHYCAL_TEMPDELTA 92
#define SROM11_MPWR_1_AND_2 93
#define SROM11_5GB0_4080_W1_A1 94
#define SROM11_TSSIFLOOR_2G 95
#define SROM11_TSSIFLOOR_5GL 96
#define SROM11_TSSIFLOOR_5GM 97
#define SROM11_TSSIFLOOR_5GH 98
#define SROM11_TSSIFLOOR_5GU 99
/* Masks and offsets for Thermal parameters */
#define SROM11_TEMPS_PERIOD_MASK 0xf0
#define SROM11_TEMPS_PERIOD_SHIFT 4
#define SROM11_TEMPS_HYSTERESIS_MASK 0x0f
#define SROM11_TEMPS_HYSTERESIS_SHIFT 0
#define SROM11_TEMPCORRX_MASK 0xfc
#define SROM11_TEMPCORRX_SHIFT 2
#define SROM11_TEMPSENSE_OPTION_MASK 0x3
#define SROM11_TEMPSENSE_OPTION_SHIFT 0
#define SROM11_PDOFF_2G_40M_A0_MASK 0x000f
#define SROM11_PDOFF_2G_40M_A0_SHIFT 0
#define SROM11_PDOFF_2G_40M_A1_MASK 0x00f0
#define SROM11_PDOFF_2G_40M_A1_SHIFT 4
#define SROM11_PDOFF_2G_40M_A2_MASK 0x0f00
#define SROM11_PDOFF_2G_40M_A2_SHIFT 8
#define SROM11_PDOFF_2G_40M_VALID_MASK 0x8000
#define SROM11_PDOFF_2G_40M_VALID_SHIFT 15
#define SROM11_PDOFF_2G_40M 100
#define SROM11_PDOFF_40M_A0 101
#define SROM11_PDOFF_40M_A1 102
#define SROM11_PDOFF_40M_A2 103
#define SROM11_5GB0_4080_W2_A1 103
#define SROM11_PDOFF_80M_A0 104
#define SROM11_PDOFF_80M_A1 105
#define SROM11_PDOFF_80M_A2 106
#define SROM11_5GB1_4080_W0_A1 106
#define SROM11_SUBBAND5GVER 107
/* Per-path fields and offset */
#define MAX_PATH_SROM_11 3
#define SROM11_PATH0 108
#define SROM11_PATH1 128
#define SROM11_PATH2 148
#define SROM11_2G_MAXP 0
#define SROM11_5GB1_4080_PA 0
#define SROM11_2G_PA 1
#define SROM11_5GB2_4080_PA 2
#define SROM11_RXGAINS1 4
#define SROM11_RXGAINS 5
#define SROM11_5GB3_4080_PA 5
#define SROM11_5GB1B0_MAXP 6
#define SROM11_5GB3B2_MAXP 7
#define SROM11_5GB0_PA 8
#define SROM11_5GB1_PA 11
#define SROM11_5GB2_PA 14
#define SROM11_5GB3_PA 17
/* Masks and offsets for rxgains */
#define SROM11_RXGAINS5GTRELNABYPA_MASK 0x8000
#define SROM11_RXGAINS5GTRELNABYPA_SHIFT 15
#define SROM11_RXGAINS5GTRISOA_MASK 0x7800
#define SROM11_RXGAINS5GTRISOA_SHIFT 11
#define SROM11_RXGAINS5GELNAGAINA_MASK 0x0700
#define SROM11_RXGAINS5GELNAGAINA_SHIFT 8
#define SROM11_RXGAINS2GTRELNABYPA_MASK 0x0080
#define SROM11_RXGAINS2GTRELNABYPA_SHIFT 7
#define SROM11_RXGAINS2GTRISOA_MASK 0x0078
#define SROM11_RXGAINS2GTRISOA_SHIFT 3
#define SROM11_RXGAINS2GELNAGAINA_MASK 0x0007
#define SROM11_RXGAINS2GELNAGAINA_SHIFT 0
#define SROM11_RXGAINS5GHTRELNABYPA_MASK 0x8000
#define SROM11_RXGAINS5GHTRELNABYPA_SHIFT 15
#define SROM11_RXGAINS5GHTRISOA_MASK 0x7800
#define SROM11_RXGAINS5GHTRISOA_SHIFT 11
#define SROM11_RXGAINS5GHELNAGAINA_MASK 0x0700
#define SROM11_RXGAINS5GHELNAGAINA_SHIFT 8
#define SROM11_RXGAINS5GMTRELNABYPA_MASK 0x0080
#define SROM11_RXGAINS5GMTRELNABYPA_SHIFT 7
#define SROM11_RXGAINS5GMTRISOA_MASK 0x0078
#define SROM11_RXGAINS5GMTRISOA_SHIFT 3
#define SROM11_RXGAINS5GMELNAGAINA_MASK 0x0007
#define SROM11_RXGAINS5GMELNAGAINA_SHIFT 0
/* Power per rate */
#define SROM11_CCKBW202GPO 168
#define SROM11_CCKBW20UL2GPO 169
#define SROM11_MCSBW202GPO 170
#define SROM11_MCSBW202GPO_1 171
#define SROM11_MCSBW402GPO 172
#define SROM11_MCSBW402GPO_1 173
#define SROM11_DOT11AGOFDMHRBW202GPO 174
#define SROM11_OFDMLRBW202GPO 175
#define SROM11_MCSBW205GLPO 176
#define SROM11_MCSBW205GLPO_1 177
#define SROM11_MCSBW405GLPO 178
#define SROM11_MCSBW405GLPO_1 179
#define SROM11_MCSBW805GLPO 180
#define SROM11_MCSBW805GLPO_1 181
#define SROM11_RPCAL_2G 182
#define SROM11_RPCAL_5GL 183
#define SROM11_MCSBW205GMPO 184
#define SROM11_MCSBW205GMPO_1 185
#define SROM11_MCSBW405GMPO 186
#define SROM11_MCSBW405GMPO_1 187
#define SROM11_MCSBW805GMPO 188
#define SROM11_MCSBW805GMPO_1 189
#define SROM11_RPCAL_5GM 190
#define SROM11_RPCAL_5GH 191
#define SROM11_MCSBW205GHPO 192
#define SROM11_MCSBW205GHPO_1 193
#define SROM11_MCSBW405GHPO 194
#define SROM11_MCSBW405GHPO_1 195
#define SROM11_MCSBW805GHPO 196
#define SROM11_MCSBW805GHPO_1 197
#define SROM11_RPCAL_5GU 198
#define SROM11_PDOFF_2G_CCK 199
#define SROM11_MCSLR5GLPO 200
#define SROM11_MCSLR5GMPO 201
#define SROM11_MCSLR5GHPO 202
#define SROM11_SB20IN40HRPO 203
#define SROM11_SB20IN80AND160HR5GLPO 204
#define SROM11_SB40AND80HR5GLPO 205
#define SROM11_SB20IN80AND160HR5GMPO 206
#define SROM11_SB40AND80HR5GMPO 207
#define SROM11_SB20IN80AND160HR5GHPO 208
#define SROM11_SB40AND80HR5GHPO 209
#define SROM11_SB20IN40LRPO 210
#define SROM11_SB20IN80AND160LR5GLPO 211
#define SROM11_SB40AND80LR5GLPO 212
#define SROM11_TXIDXCAP2G 212
#define SROM11_SB20IN80AND160LR5GMPO 213
#define SROM11_SB40AND80LR5GMPO 214
#define SROM11_TXIDXCAP5G 214
#define SROM11_SB20IN80AND160LR5GHPO 215
#define SROM11_SB40AND80LR5GHPO 216
#define SROM11_DOT11AGDUPHRPO 217
#define SROM11_DOT11AGDUPLRPO 218
/* MISC */
#define SROM11_PCIEINGRESS_WAR 220
#define SROM11_SAR 221
#define SROM11_NOISELVL_2G 222
#define SROM11_NOISELVL_5GL 223
#define SROM11_NOISELVL_5GM 224
#define SROM11_NOISELVL_5GH 225
#define SROM11_NOISELVL_5GU 226
#define SROM11_RXGAINERR_2G 227
#define SROM11_RXGAINERR_5GL 228
#define SROM11_RXGAINERR_5GM 229
#define SROM11_RXGAINERR_5GH 230
#define SROM11_RXGAINERR_5GU 231
#define SROM11_EU_EDCRSTH 232
#define SROM12_EU_EDCRSTH 232
#define SROM11_SIGN 64
#define SROM11_CRCREV 233
#define SROM11_WORDS 234
#define SROM11_SIGNATURE 0x0634
/* SROM REV 12 */
#define SROM12_SIGN 64
#define SROM12_WORDS 512
#define SROM12_SIGNATURE 0x8888
#define SROM12_CRCREV 511
#define SROM12_BFL6 486
#define SROM12_BFL7 487
#define SROM12_MCSBW205GX1PO 234
#define SROM12_MCSBW205GX1PO_1 235
#define SROM12_MCSBW405GX1PO 236
#define SROM12_MCSBW405GX1PO_1 237
#define SROM12_MCSBW805GX1PO 238
#define SROM12_MCSBW805GX1PO_1 239
#define SROM12_MCSLR5GX1PO 240
#define SROM12_SB40AND80LR5GX1PO 241
#define SROM12_SB20IN80AND160LR5GX1PO 242
#define SROM12_SB20IN80AND160HR5GX1PO 243
#define SROM12_SB40AND80HR5GX1PO 244
#define SROM12_MCSBW205GX2PO 245
#define SROM12_MCSBW205GX2PO_1 246
#define SROM12_MCSBW405GX2PO 247
#define SROM12_MCSBW405GX2PO_1 248
#define SROM12_MCSBW805GX2PO 249
#define SROM12_MCSBW805GX2PO_1 250
#define SROM12_MCSLR5GX2PO 251
#define SROM12_SB40AND80LR5GX2PO 252
#define SROM12_SB20IN80AND160LR5GX2PO 253
#define SROM12_SB20IN80AND160HR5GX2PO 254
#define SROM12_SB40AND80HR5GX2PO 255
/* MISC */
#define SROM12_RXGAINS10 483
#define SROM12_RXGAINS11 484
#define SROM12_RXGAINS12 485
/* Per-path fields and offset */
#define MAX_PATH_SROM_12 3
#define SROM12_PATH0 256
#define SROM12_PATH1 328
#define SROM12_PATH2 400
#define SROM12_5GB42G_MAXP 0
#define SROM12_2GB0_PA 1
#define SROM12_2GB0_PA_W0 1
#define SROM12_2GB0_PA_W1 2
#define SROM12_2GB0_PA_W2 3
#define SROM12_2GB0_PA_W3 4
#define SROM12_RXGAINS 5
#define SROM12_5GB1B0_MAXP 6
#define SROM12_5GB3B2_MAXP 7
#define SROM12_5GB0_PA 8
#define SROM12_5GB0_PA_W0 8
#define SROM12_5GB0_PA_W1 9
#define SROM12_5GB0_PA_W2 10
#define SROM12_5GB0_PA_W3 11
#define SROM12_5GB1_PA 12
#define SROM12_5GB1_PA_W0 12
#define SROM12_5GB1_PA_W1 13
#define SROM12_5GB1_PA_W2 14
#define SROM12_5GB1_PA_W3 15
#define SROM12_5GB2_PA 16
#define SROM12_5GB2_PA_W0 16
#define SROM12_5GB2_PA_W1 17
#define SROM12_5GB2_PA_W2 18
#define SROM12_5GB2_PA_W3 19
#define SROM12_5GB3_PA 20
#define SROM12_5GB3_PA_W0 20
#define SROM12_5GB3_PA_W1 21
#define SROM12_5GB3_PA_W2 22
#define SROM12_5GB3_PA_W3 23
#define SROM12_5GB4_PA 24
#define SROM12_5GB4_PA_W0 24
#define SROM12_5GB4_PA_W1 25
#define SROM12_5GB4_PA_W2 26
#define SROM12_5GB4_PA_W3 27
#define SROM12_2G40B0_PA 28
#define SROM12_2G40B0_PA_W0 28
#define SROM12_2G40B0_PA_W1 29
#define SROM12_2G40B0_PA_W2 30
#define SROM12_2G40B0_PA_W3 31
#define SROM12_5G40B0_PA 32
#define SROM12_5G40B0_PA_W0 32
#define SROM12_5G40B0_PA_W1 33
#define SROM12_5G40B0_PA_W2 34
#define SROM12_5G40B0_PA_W3 35
#define SROM12_5G40B1_PA 36
#define SROM12_5G40B1_PA_W0 36
#define SROM12_5G40B1_PA_W1 37
#define SROM12_5G40B1_PA_W2 38
#define SROM12_5G40B1_PA_W3 39
#define SROM12_5G40B2_PA 40
#define SROM12_5G40B2_PA_W0 40
#define SROM12_5G40B2_PA_W1 41
#define SROM12_5G40B2_PA_W2 42
#define SROM12_5G40B2_PA_W3 43
#define SROM12_5G40B3_PA 44
#define SROM12_5G40B3_PA_W0 44
#define SROM12_5G40B3_PA_W1 45
#define SROM12_5G40B3_PA_W2 46
#define SROM12_5G40B3_PA_W3 47
#define SROM12_5G40B4_PA 48
#define SROM12_5G40B4_PA_W0 48
#define SROM12_5G40B4_PA_W1 49
#define SROM12_5G40B4_PA_W2 50
#define SROM12_5G40B4_PA_W3 51
#define SROM12_5G80B0_PA 52
#define SROM12_5G80B0_PA_W0 52
#define SROM12_5G80B0_PA_W1 53
#define SROM12_5G80B0_PA_W2 54
#define SROM12_5G80B0_PA_W3 55
#define SROM12_5G80B1_PA 56
#define SROM12_5G80B1_PA_W0 56
#define SROM12_5G80B1_PA_W1 57
#define SROM12_5G80B1_PA_W2 58
#define SROM12_5G80B1_PA_W3 59
#define SROM12_5G80B2_PA 60
#define SROM12_5G80B2_PA_W0 60
#define SROM12_5G80B2_PA_W1 61
#define SROM12_5G80B2_PA_W2 62
#define SROM12_5G80B2_PA_W3 63
#define SROM12_5G80B3_PA 64
#define SROM12_5G80B3_PA_W0 64
#define SROM12_5G80B3_PA_W1 65
#define SROM12_5G80B3_PA_W2 66
#define SROM12_5G80B3_PA_W3 67
#define SROM12_5G80B4_PA 68
#define SROM12_5G80B4_PA_W0 68
#define SROM12_5G80B4_PA_W1 69
#define SROM12_5G80B4_PA_W2 70
#define SROM12_5G80B4_PA_W3 71
/* PD offset */
#define SROM12_PDOFF_2G_CCK 472
#define SROM12_PDOFF_20in40M_5G_B0 473
#define SROM12_PDOFF_20in40M_5G_B1 474
#define SROM12_PDOFF_20in40M_5G_B2 475
#define SROM12_PDOFF_20in40M_5G_B3 476
#define SROM12_PDOFF_20in40M_5G_B4 477
#define SROM12_PDOFF_40in80M_5G_B0 478
#define SROM12_PDOFF_40in80M_5G_B1 479
#define SROM12_PDOFF_40in80M_5G_B2 480
#define SROM12_PDOFF_40in80M_5G_B3 481
#define SROM12_PDOFF_40in80M_5G_B4 482
#define SROM12_PDOFF_20in80M_5G_B0 488
#define SROM12_PDOFF_20in80M_5G_B1 489
#define SROM12_PDOFF_20in80M_5G_B2 490
#define SROM12_PDOFF_20in80M_5G_B3 491
#define SROM12_PDOFF_20in80M_5G_B4 492
#define SROM13_PDOFFSET20IN40M5GCORE3 98
#define SROM13_PDOFFSET20IN40M5GCORE3_1 99
#define SROM13_PDOFFSET20IN80M5GCORE3 510
#define SROM13_PDOFFSET20IN80M5GCORE3_1 511
#define SROM13_PDOFFSET40IN80M5GCORE3 105
#define SROM13_PDOFFSET40IN80M5GCORE3_1 106
#define SROM13_PDOFFSET20IN40M2G 94
#define SROM13_PDOFFSET20IN40M2GCORE3 95
#define SROM12_GPDN_L 91 /* GPIO pull down bits [15:0] */
#define SROM12_GPDN_H 233 /* GPIO pull down bits [31:16] */
#define SROM13_SIGN 64
#define SROM13_WORDS 590
#define SROM13_SIGNATURE 0x4d55
#define SROM13_CRCREV 589
/* Per-path fields and offset */
#define MAX_PATH_SROM_13 4
#define SROM13_PATH0 256
#define SROM13_PATH1 328
#define SROM13_PATH2 400
#define SROM13_PATH3 512
#define SROM13_RXGAINS 5
#define SROM13_XTALFREQ 90
#define SROM13_PDOFFSET20IN40M2G 94
#define SROM13_PDOFFSET20IN40M2GCORE3 95
#define SROM13_SB20IN40HRLRPOX 96
#define SROM13_RXGAINS1CORE3 97
#define SROM13_PDOFFSET20IN40M5GCORE3 98
#define SROM13_PDOFFSET20IN40M5GCORE3_1 99
#define SROM13_ANTGAIN_BANDBGA 100
#define SROM13_RXGAINS2CORE0 101
#define SROM13_RXGAINS2CORE1 102
#define SROM13_RXGAINS2CORE2 103
#define SROM13_RXGAINS2CORE3 104
#define SROM13_PDOFFSET40IN80M5GCORE3 105
#define SROM13_PDOFFSET40IN80M5GCORE3_1 106
/* power per rate */
#define SROM13_MCS1024QAM2GPO 108
#define SROM13_MCS1024QAM5GLPO 109
#define SROM13_MCS1024QAM5GLPO_1 110
#define SROM13_MCS1024QAM5GMPO 111
#define SROM13_MCS1024QAM5GMPO_1 112
#define SROM13_MCS1024QAM5GHPO 113
#define SROM13_MCS1024QAM5GHPO_1 114
#define SROM13_MCS1024QAM5GX1PO 115
#define SROM13_MCS1024QAM5GX1PO_1 116
#define SROM13_MCS1024QAM5GX2PO 117
#define SROM13_MCS1024QAM5GX2PO_1 118
#define SROM13_MCSBW1605GLPO 119
#define SROM13_MCSBW1605GLPO_1 120
#define SROM13_MCSBW1605GMPO 121
#define SROM13_MCSBW1605GMPO_1 122
#define SROM13_MCSBW1605GHPO 123
#define SROM13_MCSBW1605GHPO_1 124
#define SROM13_MCSBW1605GX1PO 125
#define SROM13_MCSBW1605GX1PO_1 126
#define SROM13_MCSBW1605GX2PO 127
#define SROM13_MCSBW1605GX2PO_1 128
#define SROM13_ULBPPROFFS5GB0 129
#define SROM13_ULBPPROFFS5GB1 130
#define SROM13_ULBPPROFFS5GB2 131
#define SROM13_ULBPPROFFS5GB3 132
#define SROM13_ULBPPROFFS5GB4 133
#define SROM13_ULBPPROFFS2G 134
#define SROM13_MCS8POEXP 135
#define SROM13_MCS8POEXP_1 136
#define SROM13_MCS9POEXP 137
#define SROM13_MCS9POEXP_1 138
#define SROM13_MCS10POEXP 139
#define SROM13_MCS10POEXP_1 140
#define SROM13_MCS11POEXP 141
#define SROM13_MCS11POEXP_1 142
#define SROM13_ULBPDOFFS5GB0A0 143
#define SROM13_ULBPDOFFS5GB0A1 144
#define SROM13_ULBPDOFFS5GB0A2 145
#define SROM13_ULBPDOFFS5GB0A3 146
#define SROM13_ULBPDOFFS5GB1A0 147
#define SROM13_ULBPDOFFS5GB1A1 148
#define SROM13_ULBPDOFFS5GB1A2 149
#define SROM13_ULBPDOFFS5GB1A3 150
#define SROM13_ULBPDOFFS5GB2A0 151
#define SROM13_ULBPDOFFS5GB2A1 152
#define SROM13_ULBPDOFFS5GB2A2 153
#define SROM13_ULBPDOFFS5GB2A3 154
#define SROM13_ULBPDOFFS5GB3A0 155
#define SROM13_ULBPDOFFS5GB3A1 156
#define SROM13_ULBPDOFFS5GB3A2 157
#define SROM13_ULBPDOFFS5GB3A3 158
#define SROM13_ULBPDOFFS5GB4A0 159
#define SROM13_ULBPDOFFS5GB4A1 160
#define SROM13_ULBPDOFFS5GB4A2 161
#define SROM13_ULBPDOFFS5GB4A3 162
#define SROM13_ULBPDOFFS2GA0 163
#define SROM13_ULBPDOFFS2GA1 164
#define SROM13_ULBPDOFFS2GA2 165
#define SROM13_ULBPDOFFS2GA3 166
#define SROM13_RPCAL5GB4 199
#define SROM13_EU_EDCRSTH 232
#define SROM13_SWCTRLMAP4_CFG 493
#define SROM13_SWCTRLMAP4_TX2G_FEM3TO0 494
#define SROM13_SWCTRLMAP4_RX2G_FEM3TO0 495
#define SROM13_SWCTRLMAP4_RXBYP2G_FEM3TO0 496
#define SROM13_SWCTRLMAP4_MISC2G_FEM3TO0 497
#define SROM13_SWCTRLMAP4_TX5G_FEM3TO0 498
#define SROM13_SWCTRLMAP4_RX5G_FEM3TO0 499
#define SROM13_SWCTRLMAP4_RXBYP5G_FEM3TO0 500
#define SROM13_SWCTRLMAP4_MISC5G_FEM3TO0 501
#define SROM13_SWCTRLMAP4_TX2G_FEM7TO4 502
#define SROM13_SWCTRLMAP4_RX2G_FEM7TO4 503
#define SROM13_SWCTRLMAP4_RXBYP2G_FEM7TO4 504
#define SROM13_SWCTRLMAP4_MISC2G_FEM7TO4 505
#define SROM13_SWCTRLMAP4_TX5G_FEM7TO4 506
#define SROM13_SWCTRLMAP4_RX5G_FEM7TO4 507
#define SROM13_SWCTRLMAP4_RXBYP5G_FEM7TO4 508
#define SROM13_SWCTRLMAP4_MISC5G_FEM7TO4 509
#define SROM13_PDOFFSET20IN80M5GCORE3 510
#define SROM13_PDOFFSET20IN80M5GCORE3_1 511
#define SROM13_NOISELVLCORE3 584
#define SROM13_NOISELVLCORE3_1 585
#define SROM13_RXGAINERRCORE3 586
#define SROM13_RXGAINERRCORE3_1 587
typedef struct {
uint8 tssipos; /* TSSI positive slope, 1: positive, 0: negative */
uint8 extpagain; /* Ext PA gain-type: full-gain: 0, pa-lite: 1, no_pa: 2 */
uint8 pdetrange; /* support 32 combinations of different Pdet dynamic ranges */
uint8 triso; /* TR switch isolation */
uint8 antswctrllut; /* antswctrl lookup table configuration: 32 possible choices */
} srom_fem_t;
#endif /* _bcmsrom_fmt_h_ */
|