1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
|
/*
* arch/arm/boot/dts/tegra124-platforms/tegra124-ardbeg-hdmi-e1780-1000-a00.dtsi
*
* Copyright (c) 2014, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#include <dt-bindings/display/tegra-dc.h>
/ {
host1x {
hdmi {
status = "okay";
nvidia,ddc-i2c-bus = <&hdmi_ddc>;
nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7) 1>; /* PN7 */
hdmi-display {
status = "okay";
disp-default-out {
nvidia,out-type = <TEGRA_DC_OUT_HDMI>;
nvidia,out-flags = <TEGRA_DC_OUT_HOTPLUG_HIGH>;
nvidia,out-parent-clk = "pll_d2";
nvidia,out-max-pixclk = <3367>; /* KHZ2PICOS(297000) */
nvidia,out-align = <TEGRA_DC_ALIGN_MSB>;
nvidia,out-order = <TEGRA_DC_ORDER_RED_BLUE>;
nvidia,out-xres = <1920>;
nvidia,out-yres = <1080>;
};
tmds-config {
tmds-cfg@0 {
version = <1 0>;
pclk = <27000000>;
pll0 = <0x01003010>;
pll1 = <0x00301b00>;
pe-current = <0x00000000>;
drive-current = <0x1f1f1f1f>;
peak-current = <0x03030303>;
pad-ctls0-mask = <0xfffff0ff>;
pad-ctls0-setting = <0x00000400>;
};
tmds-cfg@1 {
version = <1 0>;
pclk = <74250000>;
pll0 = <0x01003110>;
pll1 = <0x00301500>;
pe-current = <0x00000000>;
drive-current = <0x2c2c2c2c>;
peak-current = <0x07070707>;
pad-ctls0-mask = <0xfffff0ff>;
pad-ctls0-setting = <0x00000400>;
};
tmds-cfg@2 {
version = <1 0>;
pclk = <148500000>;
pll0 = <0x01003310>;
pll1 = <0x00301500>;
pe-current = <0x00000000>;
drive-current = <0x33333333>;
peak-current = <0x0c0c0c0c>;
pad-ctls0-mask = <0xfffff0ff>;
pad-ctls0-setting = <0x00000400>;
};
tmds-cfg@3 {
version = <1 0>;
pclk = <0x7fffffff>;
pll0 = <0x01003f10>;
pll1 = <0x00300f00>;
pe-current = <0x00000000>;
drive-current = <0x37373737>;
peak-current = <0x17171717>;
pad-ctls0-mask = <0xfffff0ff>;
pad-ctls0-setting = <0x00000600>;
};
};
};
};
};
hdmi_ddc: i2c@7000c700 {
clock-frequency = <100000>;
};
};
|
