Age | Commit message (Collapse) | Author |
|
Fix GART lockups caused by fragmentation by evicting
mapped areas from iovm space after unsuccessful array
pinning attempt.
Fix double unpin error happening during interrupted
submit.
Fix possible sleep in atomic context in iovmm code
(semaphore inside spinlock) by replacing spinlock
with mutex.
Fix race between handle_unpin and pin_handle.
bug 838579
bug 838073
bug 818058
bug 844307
Conflicts:
drivers/video/tegra/nvmap/nvmap_mru.c
Reviewed-on: http://git-master/r/38430
(cherry picked from commit 4a4cae3323d3287e77fdc504e38656974ef24848)
Change-Id: I385913569ef455a1ceb5083829959de24f5309a7
Reviewed-on: http://git-master/r/47832
Reviewed-by: Andre Sihera <asihera@nvidia.com>
Tested-by: Andre Sihera <asihera@nvidia.com>
Reviewed-by: Kirill Artamonov <kartamonov@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
When user doesn't use default heap policy and selects
GART or carveout allocation, automatic single-page-to-sysmem
rule doesn't work. Because of broken rule many single page
allocations take extra space in carveout and create
unnecessary page mappings in GART and SMMU.
The fix adds sysmem bit to heap mask when allocation is
single page and GART or carveout is present in heap mask.
bug 730124
bug 731923
The change also does sanity check of available system memory
before adding sysmem bit for carveout allocations.
bug 777839
Reviewed-on: http://git-master/r/31383
(cherry picked from commit 502c2becc54b49d26371f9b167f0c6f82a1bc37f)
Bug 844307
Conflicts:
drivers/video/tegra/nvmap/nvmap_handle.c
Reviewed-on: http://git-master/r/38429
(cherry picked from commit ddfc93d27830a28a1c9786fd5bce6dc35727e9ff)
Change-Id: I9b8f84a5a7daf192d1d412926f91e5de71938818
Reviewed-on: http://git-master/r/47829
Reviewed-by: Andre Sihera <asihera@nvidia.com>
Tested-by: Andre Sihera <asihera@nvidia.com>
Reviewed-by: Kirill Artamonov <kartamonov@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Restore the target cpu frequency on exit from suspend. Also save target
frequency if set when the device is suspended.
Bug 841559
Change-Id: I98f394ef0292147c61898b5e216d859e3a26a0b5
Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>
Reviewed-on: http://git-master/r/47772
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
Updated the tegra_i2c_platform_data to remove warnings.
bug 854305
Change-Id: Ie8e5b1737826cd877352d911ff5b87233fcff0dc
Reviewed-on: http://git-master/r/47733
Reviewed-by: Alok Chauhan <alokc@nvidia.com>
Tested-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
This change makes tegra2_pll_clk_set_rate() will process for p field is greater
then 2. It helps to increase VCO.
Bug 852217
Bug 842032
Change-Id: I9ad1483521126a52318bd5b641cfe34e0b66ebff
Reviewed-on: http://git-master/r/47492
Reviewed-by: Bo Kim <bok@nvidia.com>
Tested-by: Bo Kim <bok@nvidia.com>
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Reviewed-by: Gabby Lee <galee@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Removed '\n' character in the input buffer to get a correct length of
data.
fixed Bug856327
Change-Id: I1a15eafa8ba3e0cc1da7872c41abc5963685cdb1
Reviewed-on: http://git-master/r/46595
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Chao Jiang <chaoj@nvidia.com>
|
|
When spi device calls the setup, the interface to that device
should be configured immediately. For this, it is required
to configure controller in setup call.
Reviewed-on: http://git-master/r/27607
(cherry picked from commit b4b9ec736286c23b699f94eac52094bb1b92774c)
Change-Id: I7d71eb211429a2cf989b30a42e86464d17856df3
Reviewed-on: http://git-master/r/47151
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
|
|
Supporting the hw based CS to communicate to spi device. This
provides the constraints in hold and setup time of CS before
clock start and clock ends.
The hw based CS can be selected if spi client provide the option
through the device controler data and only one transfer per
message is requested.
Reviewed-on: http://git-master/r/23988
Change-Id: Iba6d1efd8c5406f1b44ddd44b6f739ac529a94df
Reviewed-on: http://git-master/r/47150
Tested-by: Cho-Che Cheng <jacheng@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Added the code for arbitration lost recovery mechanism for i2c
driver and Initialize gpio number for i2c clock and data as
part of platform data.
bug 854305
This is cherry pick of change http://git-master/r/#change,43200
in main but hand-merged.
Change-Id: I2bf46cf54c04b94174435f3fb9c965b74156dd02
Reviewed-on: http://git-master/r/46288
Reviewed-by: Alok Chauhan <alokc@nvidia.com>
Tested-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Updated i2c platform data to add i2c arb lost recovery funtion
and corresponding gpio numbers to i2c pins
bug 854305
This is cherry pick of change http://git-master/r/#change,43200
in main but hand-merged.
Change-Id: I4098a512625c16598b8596d0e46d285ca9b92d2b
Reviewed-on: http://git-master/r/47290
Reviewed-by: Alok Chauhan <alokc@nvidia.com>
Tested-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Added the arbitration lost error recovery code into
i2c driver.
bug 854305
This is cherry pick of change http://git-master/r/#change,43201
in main but hand-merged.
Change-Id: Ic745491f1914c1e4c470f7b8b4ff9a29eb030a82
Reviewed-on: http://git-master/r/46289
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Alok Chauhan <alokc@nvidia.com>
Tested-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Overlays can now be horizontally or vertically flipped.
Bug 834182
Bug 794998
Change-Id: I2a3bf43ba15b9917bf3cfa0cef3c9bb0769948d3
Reviewed-on: http://git-master/r/46012
Reviewed-by: Bo Kim <bok@nvidia.com>
Tested-by: Bo Kim <bok@nvidia.com>
Reviewed-by: Michael Frydrych <mfrydrych@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
It may be possible that write operation on apb bus does not get
complete before disabling clock if the clock is disabled just after
the write on apb bus.
To have proper sequence of operation, it is require to read back the
apb bus to make sure the write operation is completed.
bug 833341
This is cherry pick of change http://git-master/r/#change,32556
in main but hand-merged.
Change-Id: I1d73a2fdfb35450220f53973d56984c9b89fdd27
Reviewed-on: http://git-master/r/45985
Reviewed-by: Alok Chauhan <alokc@nvidia.com>
Tested-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
|
|
bug: 856337
Change-Id: I151514c19ff33f13cb891a50d0bc4dfdfc66c6bd
Reviewed-on: http://git-master/r/45580
Reviewed-by: Sheshagiri Shenoy <sshenoy@nvidia.com>
Tested-by: Sheshagiri Shenoy <sshenoy@nvidia.com>
Reviewed-by: Szming Lin <stlin@nvidia.com>
Reviewed-by: Udaykumar Rameshchan Raval <uraval@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Delaying the otg resume to occur after resuming all the devices.
This will make sure all the storage drivers are resumed before
un-register of the host controller driver.
Bug 843287
Reviewed-on: http://git-master/r/42412
(cherry picked from commit a60b2ef0800ba3bebcc6908d3c471d7b0e97423f)
Change-Id: If9a753e63262932833e14bdbf33ad70db72cc7f1
Reviewed-on: http://git-master/r/43438
Reviewed-by: David Schalig <dschalig@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
Tested-by: David Schalig <dschalig@nvidia.com>
Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
|
|
Bug 851086
Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-on: http://git-master/r/40788
(cherry picked from commit 835196496da8c426d1a7d6342faf525c900ea81f)
Change-Id: Ic7d1a4fba87ae03fab344039b1de5a6f7c15f3e6
Reviewed-on: http://git-master/r/42382
Reviewed-by: Youngjin Kim <nkim@nvidia.com>
Reviewed-by: Donghan Ryu <dryu@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Disable/enable wired jack interrupts while going into
suspend/resume.
Bug 854830
Change-Id: Idfe6384258b464a65f4f1efca276c2b4ac7e86b0
Reviewed-on: http://git-master/r/44720
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Enabling cdev1 clk or DAP Mclk from board file instead of
codec soc file because Mclk needs to be enabled before
codec initialization. Also exposing set_parent() for cdev
clocks so that it is possible to enable them from board
file.
Bug 827709
Bug 839210
Bug 821178
Reviewed-on: http://git-master/r/37631
(cherry picked from commit 6643460bd1fa0b8cdf9ddfc75dd3dd228093819f)
Change-Id: Ie7fa948aead75c6e7e6c32a280ee336d8341ccbe
Reviewed-on: http://git-master/r/44978
Tested-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
This reverts commit a5dc52ce49d00bba963544251a1fe858e774780b.
Bug 857124
Change-Id: Ib8c350b44d8334894f96439b67a8a41acabff848
Reviewed-on: http://git-master/r/44493
Reviewed-by: Joshua Cha <joshuac@nvidia.com>
Tested-by: Joshua Cha <joshuac@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Per the 8.4.1 section of HDMI spec version 1.4a, 100KHz is the maximum
clock rate of DDC i2c bus.
Bug 820552
Signed-off-by: Haley Teng <hteng@nvidia.com>
Reviewed-on: http://git-master/r/41490
(cherry picked from commit fba535096a0c0e3ff9ef72492ed582605aa7cd97)
Change-Id: Id7b4fe95ef623ba95e7a9df3e02162c24ee750df
Reviewed-on: http://git-master/r/44290
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
A device might be connected while CPU is in sleep mode.
In this case no interrupt will be triggered.
Force irq_work to recheck connected devices.
Reviewed-on: http://git-master/r/40331
(cherry picked from commit 749e994e1e0010843e4a2d54e27a7f19274661a7)
Change-Id: I8e42593a113ce00108a629474bfa9dcc4b4d09b5
Reviewed-on: http://git-master/r/43414
Reviewed-by: David Schalig <dschalig@nvidia.com>
Tested-by: David Schalig <dschalig@nvidia.com>
Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
|
|
If there are more than one hdmi modes that have same xres,
yres, and vmode, tegra_dc_hdmi_mode_equal can return true even
though pixclocks are way different from each other.
Now, tegra_dc_hdmi_mode_equal will retun false if pixclock has
more than 1Hz of difference. Also, tegra_fb_set_par will use
fb_find_nearest_mode instead of fb_find_best_mode to take
refresh rate into the consideration.
Bug: 815409
Reviewed-on: http://git-master/r/36464
(cherry picked from commit 8cf6e47dd3d4efaa3a1f0a15f1bd36ad34d3a951)
Change-Id: I14fbfba832bd130c7f04369b360d48fbbfad3d7b
Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-on: http://git-master/r/43655
Reviewed-by: Manish Tuteja <mtuteja@nvidia.com>
Tested-by: Manish Tuteja <mtuteja@nvidia.com>
|
|
hdmi modeset triggers to re-start hdcp and trying to negotiate
too early can cause HDCP failure. using delayed_work can avoid
this situation by starting HDCP a little bit late
Bug 855002
Change-Id: I607d31c80b57c4e76dc34d2b19d1d8e9cebe4b8f
Reviewed-on: http://git-master/r/43692
Reviewed-by: Donghan Ryu <dryu@nvidia.com>
Tested-by: Donghan Ryu <dryu@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
|
|
ARMv6+ architecture does not allow ioremap on system memory.
lp0 is relocated using ioremap on DRAM. If lp0 vector start address
is in system memory then use memblock_reserve and do not relocate.
Else if it is overlapping with carveout/fb then first remove the
carveout/fb using memblock_remove and then use ioremap.
Bug 827199
Change-Id: Ic602f0f2495756213face30681018529128e57b9
Reviewed-on: http://git-master/r/43685
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Tested-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
According to the datasheet of wm9001 amplifier, it needs 100ms to
enable itself for Class D with Vmid capacitor 4.7uF. Some sound data
will be missing without the msleep call.
Fixed bug#831138
(cherry picked from commit 64970d8cdfa492563775266eb189978bb59e4ecc)
Change-Id: If12e1b6570a76418a190e84b5f3a5513d2030b83
Reviewed-on: http://git-master/r/43648
Reviewed-by: Chao Jiang <chaoj@nvidia.com>
Tested-by: Chao Jiang <chaoj@nvidia.com>
Reviewed-by: Andre Sihera <asihera@nvidia.com>
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
|
|
wait_event_interruptible_timeout checks the condition before
it enters a sleep. Adding a real condition to the function
avoids an un-wanted aditional sleep.
Bug 833476
Reviewed-on: http://git-master/r/43225
Reviewed-on: http://git-master/r/43426
(cherry picked from commit 40a95f668b311b66212cf81638bb65f241835e98)
Change-Id: I46ebab6229d24d0977e1ce640bdec9611df621e7
Reviewed-on: http://git-master/r/43610
Reviewed-by: Donghan Ryu <dryu@nvidia.com>
Tested-by: Donghan Ryu <dryu@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
|
|
Reducing the scan timeout for the continuous polling mode
from 3sec to 2 sec to have faster suspend.
Bug 845098
Change-Id: Iec9c0cda0bc4dbe91fd683aaa9c92ef4033f1314
Reviewed-on: http://git-master/r/40222
Tested-by: Victor Ryabukhin <vryabukhin@nvidia.com>
Tested-by: Pradeep Goudagunta <pgoudagunta@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Refresh rate nearness is not calculated or reset when nearest resolution
changes.
This patch resets the refresh rate differential measurement whenever a
new nearest resolution is discovered. This fixes two error cases;
first, wherein the first mode's refresh rate differential is never
calculated and second, when the closest refresh rate from a previous
nearest resolution is erroneously preserved.
back-ported from kernel.org
(cherry picked from commit 8917a5603a3e6534d6c75ed0d91077062805b111)
Reviewed-on: http://git-master/r/37417
(cherry picked from commit a169b1a92dc1ed4c824569e9dc70267cb1e2eb52)
Change-Id: I9757e98053a0676491dfe943f06a0c4946ef96be
Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-on: http://git-master/r/42390
Reviewed-by: Donghan Ryu <dryu@nvidia.com>
Tested-by: Gerrit_Virtual_Submit
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
In current implementation, the HSIC port cannot have PHY power off
without re-enumeration when it is suspended.
This patch will do following upon USB port suspend:
* disable the USB PHY clock
* disable the shared EMC clock
* keep the USB core but running it at 0.95v VDD
With this patch, VDD can be reduced to when the HSIC port is suspended.
There is no re-enumeration when HSIC port is resumed, also it will not
affect the normal LP0 suspend/resume.
BUG 817725
BUG 796594
(cherry picked from http://git-master/r/30224)
Change-Id: Ie0553335ae50bca1a91e94d46d14bb9127874ae4
Reviewed-on: http://git-master/r/37226
Reviewed-by: Joshua Cha <joshuac@nvidia.com>
Tested-by: Joshua Cha <joshuac@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
3D power gate should be always disabled to keep the power. Set T20
enabled by default.
Bug 843271
Change-Id: Icf464cd107e65636440f8103ac6b104e2939e8b9
Reviewed-on: http://git-master/r/40342
Reviewed-on: http://git-master/r/43175
Reviewed-by: David Schalig <dschalig@nvidia.com>
Tested-by: David Schalig <dschalig@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Added suspend for tegra_wired_jack.
Disable tegra_wired_jack GPIO interrupts while going into suspend
and enable in resume.
Bug 854830
Reviewed-on: http://git-master/r/40363
(cherry picked from commit f86fe8484b2fc1b9ed8dfc2b27e6c1dfa84a7288)
Change-Id: I4dcc1e71cb6ce898281cc0882d3a15d645b74001
Reviewed-on: http://git-master/r/42591
Tested-by: Shridhar Rasal <srasal@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
When suspend is called and usb1 is in host mode, tegra_hci_remove is
invoked to remove the device. However, at this time it is likely that
runtime PM will have powered off usb1. This patch ensures usb1 is
powered on if necessary within tegra_hci_remove so that ehci controller
registers can be manipulated.
Bug 835677.
(cherry picked from commit 3a3535c5f95596ecfc9b06c2eb088bfccd062c24)
Change-Id: I4096a85f49abee8021a824ba52507294ad57c353
Reviewed-on: http://git-master/r/39616
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
|
|
EMC clock has been set to 400 mhz if USB is enabled.
This value set the DDR frequency to 300 mhz. Test
showed that DDR 150 mhz is sufficient to meet the throughput
requirement and thus emc clock is set to 300 mhz to
achieve 150 mhz DDR clock to save power.
Bug 817738
Bug 796594
(cherry picked from http://git-master/r/30220)
Change-Id: I938fd2b4cc14b9133abec7721af9364881de0457
Reviewed-on: http://git-master/r/37212
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
|
|
AP25 EMC scaling ladder is 23.75/63.33/95/190/380.
Device will freeze when clock rate is changed from < 95 to 380.
WAR added: Set clock rate to 190 first and then required clock rate.
Bug 821534
Change-Id: Idfd12bdba72e2918dfe0b59c5c54d02b87ec73ea
Reviewed-on: http://git-master/r/41720
Reviewed-by: Manish Tuteja <mtuteja@nvidia.com>
Tested-by: Manish Tuteja <mtuteja@nvidia.com>
|
|
Protected shared bus update with bus lock - common for all shared bus
users (update procedure was already covered by individual shared users
locks, but it did not prevent concurrent access to shared rates list).
Reviewed-on: http://git-master/r/39918
(cherry picked from commit 09ca93ccf0c8400a876a23eef3cd771f2f4ac9d2)
Change-Id: Ie660fcb8c962712ceaa230a9dead684fcaf37d24
Reviewed-on: http://git-master/r/42589
Reviewed-by: Manish Tuteja <mtuteja@nvidia.com>
Tested-by: Manish Tuteja <mtuteja@nvidia.com>
|
|
- handle scenarios when the number of fuses burnt
is a odd number
- wait for the fuse bock to be idle before issuing
any command
- burning of master_enb fuse is not required to be
done according to the guidelines
Bug 823552
Reviewed-on: http://git-master/r/35883
Bug 836963
Change-Id: I645da7e5ffbce10e3492c7e1bfe14be14e65b789
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/42313
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
tegra_edid_dump() causes audio noise when plugin HDMI cable during
video playback and should not be enabled by default.
Bug 837728
Reviewed-on: http://git-master/r/42006
(cherry picked from commit 02bedac446b3951e9d5a34f1be97ca3918d80821)
Change-Id: I3298f5a98245fc9c3561b3a62a496dcf452280f5
Reviewed-on: http://git-master/r/42311
Tested-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-by: ChihJen Hsu <chhsu@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Adding the USB charger detection support for
device controller.
Bug 819334
Change-Id: I9350c6abaa2be38ecb40db6bc9bc5e84c5303998
Reviewed-on: http://git-master/r/42299
Reviewed-by: Rakesh Bodla <rbodla@nvidia.com>
Tested-by: Rakesh Bodla <rbodla@nvidia.com>
Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
|
|
USB PHY related charger detection logic is
implemented.
Bug 819334
Change-Id: Ica7e66509d52d787cc5c25434b45534176bc8dc7
Reviewed-on: http://git-master/r/42298
Reviewed-by: Rakesh Bodla <rbodla@nvidia.com>
Tested-by: Rakesh Bodla <rbodla@nvidia.com>
Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
|
|
Added 23.75/63.33/95 EMC scaling ladder for AP25.
Bug 821534
Change-Id: Id753369d5b3822cec400ce550c12b61581532099
Reviewed-on: http://git-master/r/41722
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Tested-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
|
|
EMC rate is specified in terms of KHz in dvfs table. In
calculation it is used after converting it to Hz i.e.
mulitplying by 1000. BUG_ON condition modified to accept
non-exact EMC frequencies in the range of 2 KHz.
Bug 821534
Change-Id: Id9c5d3fc3f6841c71155afea0ad31a696037a57f
Reviewed-on: http://git-master/r/41718
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
|
|
When monitor is auto-detected on HDMI port, a special structure
is initialised to hold the video mode properties for the plugged-
in monitor. From this the display string is generated for displa
via the "mode" character device under /sys.
When the monitor is disconnected, the structures associated with
the monitor tself are cleared, but the pointer to the video mode
properties structure was left initialised and so pointed into thin
air, which resulted in garbage appearing on the "mode" device.
Added explicit deinitialisation code to reset pointer to video
mode properties so "cat mode" within /sys yields an empty string
when the HDMI monitor is unplugged.
Bug 849877
Change-Id: Idbd3f308ee0ee466f7aba0af9aac7e60af72b7fd
Reviewed-on: http://git-master/r/41205
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
|
|
The cursor in Android application flashes about 1 hz and
the duty cycle for this kind of 3D activity should be far
smaller than 1 second. To save power set acm timeout to 25 ms.
40 ms (4 in jiffies) is selected to prevent jitter of 30 fps
video capture.
BUG 824299
(cherry picked from http://git-master/r/31905)
Change-Id: Ibab9949d18c464119886ecefa016fbb963eeb2b7
Reviewed-on: http://git-master/r/37279
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Tested-by: Sun Kyu Choi <sunkyuc@nvidia.com>
Reviewed-by: Joshua Cha <joshuac@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Set the working voltage for USB to 1.1 v.
Bug 796594
(cherry picked from http://git-master/r/30219)
Change-Id: I4800c60b8aa4068d0d27e29dab43dadfb4e2d82c
Reviewed-on: http://git-master/r/37211
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
|
|
Bug 836963
Change-Id: Ib4de276ae6ed1b48b90b4f6538ef1a99a21e8ab2
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/42318
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
At the time of reboot, all rails need to be set to nominal to ensure
the success of subsequent boot.
bug 821969
bug 797082
Reviewed-on: http://git-master/r/30086
(cherry picked from commit 2218f77d722bdd7a6830cfccb0e7f310b7bca48c)
Change-Id: Ic853ab47e9a42ae6b549b5549af0b118ec9e00d1
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/42117
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
the gpio used for vdd_fuse is powered on
by the i2c expander (GPIO_P02) present on
the pmu board.
Bug 836963
Change-Id: Ie54cd1f81f6d833757615f707bac1a4336ce8174
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/41738
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
platforms need to implement their fuse power on
functions if they do not use regulators to power
on the fuse block
Bug 836963
Change-Id: Ie70bf3c699c94a6bde90e45529bb1049e86a1461
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/41737
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
As HDMI is not a wakeup source. To detect HDMI peripheral which is
connected after suspend, we scan for it during HDMI resume.
Bug 846365
Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-on: http://git-master/r/39776
(cherry picked from commit fd1134f413845f8e0b3944153eb7406f713a9709)
Change-Id: Ifcdeb340d953b288bdfee224f3b0f0f3caab98c1
Reviewed-on: http://git-master/r/40808
Tested-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-by: Gaurav Sarode <gsarode@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
LP0 vector is allocated by BL and address is shared to kernel.
For platform with memory less than 1GB it was allocated in
the overlapping region of carveout memory. Because of it
during AVP operation it gets corrupted, which prevents resume.
Relocate AVP vector to some other location where overlapping will
not occur.
Bug 827199
Change-Id: I8ec066d8c38c34b0bd9314abe20b2e01b4a3a293
Reviewed-on: http://git-master/r/42113
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Tested-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|