| Age | Commit message (Collapse) | Author |
|---|
|
For android system, the gadget driver is built in, when the usb
device is on otg port, the udc suspended counter will be error at
the situation. This patch fix it, if this situation is met, the
udc suspended counter will be not added.
Using A VBus Valid to judge whether the usb cable is connected, as
some boards' vbus may higher than 0.8v(B Session Valid)
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
by default only enable da9053 irq as wakeup source
for board with new OTP DA9053, need to reverse this patch
to enable other irq wakeup
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
ubiformat includes command, data, command periods,
it breaks utp protocol for PUT commands. So we add two operations to fix it.
One is sending busy to host before the data periods begins.
The second is adding a new command to waiting ubiformat's command period.
Signed-off-by: Li Xingyu <b02754@freescale.com>
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
Update the VDDGP voltages for the various supported frequencies to
correspond to the latest characterized data.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Added 400MHz to the cpu_wp_tbl and to the dvfs_core_setpoint arrays.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
MX53 ARD Rev.B board uses a different LVDS and touchscreen panel.
This patch adds support for the panel with the new touchscreen. Also
adds function calls that returns the correct board ID for MX53 ARD
Rev.A and Rev.B boards.
Signed-off-by: Mahesh Mahadevan <Mahesh.Mahadevan@freescale.com>
Signed-off-by: Dinh Nguyen <Dinh.Nguyen@freescale.com>
|
|
This patch will remove CONFIG_MXC_VPU_IRAM in default defconfig.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
Add iram info to vpu platform data for each platform in linux/arch folder.
Disable iram on MX51 and Enable iram on MX53 platforms.
And remove VPU_IRAM_SIZE usage.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
One kernel image is requested, however, we need to enable iram
for performance improvement on mx53, and disable it on mx51 due
to known issue. So use platform data to pass vpu iram disable/enable
flag. And considering requested iram size also can be different per
requirement, iram size is also set in platform data.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
After iomux upgrade, this pin's iomux change to a PULL up
100K, but not PUE bit, this will cause the pin can't work.
This patch fix this.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
This patch supports OV5642 camera to work at 1080P at 15fps and
PAL at 30fps. Tested on MX53 SMD board.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
This patch supports OV5640 camera to work at QSXGA(2592x1944)
at 7.5fps. Tested on MX53 SMD board.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
SPI_NOR: Add m25p32 spi flash support.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
support new chip M25P32 driver via FSL SPI interface
Signed-off-by: Robby Cai <R63905@freescale.com>
(cherry picked from commit fd4834656499f925b185aa70d6e3ba69d7a98d69)
|
|
Report uevent when headphone detect part is changed.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
Change from writecombine to writethrough.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
device driver parts
Following usb device wakeup modes is supported are added:
-vbus failing wakeup: it happens when our SoC suspend and host's vbus failing
(after host(pc) suspends 10 seconds later)
-device receives reset wakeup: it happens follow below steps:
--Find MSC device at pc for soc
--Right-click -> Disable (this will suspend the device)
--let soc go to suspend
--Right-click -> Enable (this will reset the device)
-device receives resume signal from pc: it can be tested by pc HSET tools
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
Following usb device wakeup modes is supported are added:
-vbus failing wakeup: it happens when our SoC suspend and host's vbus failing
(after host(pc) suspends 10 seconds later)
-device receives reset wakeup: it happens follow below steps:
--Find MSC device at pc for soc
--Right-click -> Disable (this will suspend the device)
--let soc go to suspend
--Right-click -> Enable (this will reset the device)
-device receives resume signal from pc: it can be tested by pc HSET tools
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
increase dram_sdclkx driver strength to avoid resume failure
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
- Added signalling to ensure suspend call does not return until
EPDC has powered down.
- Fixed race condition in IST. The working buffer (WB) process for a new
update may report collision with LUTs that complete and are processed
and removed by the IST before the working buffer completes. When this
occurs, the collision may wait (forever) for a LUT that has already completed.
This was putting the update queues into a bad state, preventing the update
pipe from being flushed out.
Solved this by tracking all completed LUTs after the WB process begins, and
then removing them from the collision mask once the WB completes.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
add a parameter to select spi master/slave mode
by default, spi master mode is selected.
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
suppport spi slave mode. master/slave mode is selected in the beginning
do not support dynamically switch between master/slave mode.
in slave mode, pio mode is not allowed, only DMA mode is supported.
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
The root cause is endless GSL_INTR_BLOCK_YDX_CP interrupt.
Apply interrupt status read work around only when yamato started.
Signed-off-by: Richard Zhao <richard.zhao@freescale.com>
|
|
Some cards have the CRC errors in read on mx51 BBG board.
Configure the eSDHC pad configurations to level up the compatibility to
fix this issue.
Signed-off-by: Richard Zhu <Hong-Xing.Zhu@freescale.com>
|
|
select ar6003 driver under staging
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
select ar6003 driver under staging
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
remove old wifi driver code from driver/net/wireless/ath6kl/
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
add header files to make cherry-pick compile on 2.6.35 kernel
change wireless name from eth to wlan
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
AR6003 is a single stream, SDIO based 802.11 chipset from
Atheros optimized for mobile and embedded devices. ath6kl is a
cfg80211 driver for AR6003 and supports both the station and
AP mode of operation.
Station mode supports 802.11 a/b/g/n with HT20 on 2.4/5GHz and
HT40 only on 5GHz. Some of the other features include WPA/WPA2,
WPS, WMM, WMM-PS, and BT coexistence. AP mode can be operated
only in b/g mode with support for a subset of features mentioned
above.
The driver supports cfg80211 but comes with its own set of
wext ioctls which have historically supported some of our
customers with features like BT 3.0 and AP mode of operation.
For further details, please refer to:
http://wireless.kernel.org/en/users/Drivers/ath6kl
The driver requires firmware that runs on the chip's network
processor. The majority of it is stored in ROM. The binaries
that are downloaded and executed from RAM are as follows:
1) Patch against the code in ROM for bug fixes and feature
enhancements.
2) Code to copy the data from the OTP region of the memory
into RAM.
3) Calibration file carrying board specific data.
The above files need to be present in the directory
'/lib/firmware/ath6k/AR6003/hw2.0/' for the driver to initialize
the chip upon enumeration. The files can be downloaded from the
link specified at the following location:
http://wireless.kernel.org/en/users/Drivers/ath6kl#Download
This driver is only provided in the interim while we work on
the mac80211 replacement, ath6k. Once the mac80211 driver
achieves feature parity with the ath6kl driver, the ath6kl will
be deprecated and removed from staging.
Signed-off-by: Vipin Mehta <vmehta@atheros.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
|
|
This patch adds device head file to Kbuild to pass
unit test build.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
spdif can't playback at system first bootup, write I/O error print out.
This problem is caused by DMA channel not requested before enable spdif dma
trigger register.
Signed-off-by: Zeng Zhaoming <b32542@freescale.com>
|
|
Customer provided this patch, the SET_BLOCKLEN shouldn't be sent when
enable the DDR mode required by customer's iNand.
Tested by customer on it's own board.
BTW, this patch is not needed on 2.6.38 kernel, should be discarded
after upgrade the kernel version.
Signed-off-by: Richard Zhu <r65037@freescale.com>
|
|
Add correct pll parameters for 160M working point
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
Add support for hardware pin controlled suspend for mx53 smd revB,
Also reduce DRAM_SDCLK drive strength for both mx51 and mx53 on suspend
1)First need to rework revB to connect pmic_stdby_req with DA9053 sys_en_gpio8
to support hardware pin suspend
2)for revB with new OTP DA9053 chip, any irq can wake up the system reliably
3)for revB with old OTP DA9053 chip, need to rework pwron key and only pwron
key irq can wake up the system reliably
4)for mx53 smd revA and loco board still use sw command to suspend, and resume
it not stable
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
Fix the errors after implement the new soc rev APIs
Refine the SOC revision APIs in the esdhc driver.
Signed-off-by: Richard Zhu <r65037@freescale.com>
|
|
This patch adds MXC V4L2 capture maximum buffer number
from 3 to 10. This makes users be able to get rid of
losing frames in streaming mode by requiring more buffers.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
We used to set the interrupt thresholds to the measure range
of the light sensor in the interrupt handler, this potentially
makes user poll on the input event and never be waken up.
This patch keeps the interrupt thresholds in the interrupt
handler and is tested on MX53 SMD.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
Fix UART3_CTS Pad setting, this will cause Atheros UART BT
chip hang, the _select_input_ofs bit is for ALT6, not CTS: ALT2
Please Refer: IMX53RM(p.1732).
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
Since Ubuntu needs report single pointer, I add BTN_TOUCH
event in single pointer event report.
It will not affact Android, also made ubuntu touchscreen works.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
- Removed virtual address parameter (virt_addr) for alternate buffer feature,
as it is no longer used.
NOTE: This file was accidentally omitted from first commit for this CR.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
- Virtual address parameter for alternate buffer feature removed. Virtual
address now computed based on physical address parameter.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
- Create new per-update list of markers instead of just one marker
per update.
- Allow updates with markers to merge and compile all markers onto a
per-update list.
- Changed full marker list member variable to a list_head to reduce
memory allocations and wasted memory.
- Also redefined buffer queue objects as list_head objects
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
The GPU hang when run two cubes together with one video playback.
According to the suggestion from AMD, we'd better not read register
when GPU active, especially for CP block.
Signed-off-by: Zhou, Jie <b30303@freescale.com>
|
|
1. Set initial max poll delay time in mma8450 and mma8451
accelerometer sensor driver. And remove one build warning.
2. Remove dev parent set.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
For better alignment with the upstream i.MX kernel, switch from
cpu_is_mx5x_rev() to mx5x_revision().
This is the drivers/ part of the patch.
Signed-off-by: Dinh Nguyen <Dinh.Nguyen@freescale.com>
|
|
For better alignment with the upstream i.MX kernel, switch from
cpu_is_mx5x_rev() to mx5x_revision().
Signed-off-by: Dinh Nguyen <Dinh.Nguyen@freescale.com>
|
|
For MX51 and MX53,the SI_REV fuse will have the correct silicon
revision that can be read from the IIM module.
For MX50, the HW_ADADIG_DIGPROG register in the ANATOP module will
have the correct silicon revision:
Major Minor Description
0x50 0x0 TO1.0
0x50 0x1 TO1.1
Dropped all support for MX51 TO1.0 and TO1.1, only MX51 REV 2.0 and 3.0
are valid.
Signed-off-by: Dinh Nguyen <Dinh.Nguyen@freescale.com>
|
|
Created a list for pending update and a list for update markers.
Memory for list object for both is allocated dynamically. Accordingly,
code was modified to work with these new object structures.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
All the bus masters need to have clock to DDR (emi_fast_clk for MX51 & MX53) as
secondary clocks to ensure the clocks to DDR remain ON as long as the bus master
is active.
In case of SDMA (and associated peripherals), if the buffers are stored in IRAM,
emi_fast or ddr_clk is not a dependent clock.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
MX53_SMD Have a Amazon modem, which need USB ACM modem
support in kernel, enable this in default config.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
