| Age | Commit message (Collapse) | Author |
|---|
|
Though mx6dl only has one IPU, it can still support two DIs.
So two LVDS or LVDS+HDMI should be supported.
Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
|
|
fix android CTS hang up issue provided by Viv
Signed-off-by: Richard Liu <r66033@freescale.com>
Acked-by: Lily Zhang
|
|
Add _ipu_get() and _ipu_put() when calling ipu_csi_get_sensor_protocol
function.
Signed-off-by: Yuxi Sun <b36102@freescale.com>
|
|
It need add 25mV to 800MHz/400MHz/200MHz work points for MX6DL,
otherwise system will crash when cpu freq switch to these work points
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
This reverts commit 88d3af87222b37e454acd6a8de3b0cf18180da32.
Signed-off-by: Xinyu CHen <xinyu.chen@freescale.com>
|
|
This reverts commit 599b1c5fb9275920b3f612e28b7d9c45a9688719.
Signed-off-by: Xinyu CHen <xinyu.chen@freescale.com>
|
|
Temporary workaround for real power key not functional.
Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
|
|
|
|
Fix IPU DI registr DI_GENERAL incorrect initialize.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
ESAI can call ASRC for sample rate convert if the input sample rate
is not support.
1 ESAI will decide whether to use ASRC for sample rate convert in
imx-cs42888.c. If ASRC is need, the asrc_enable will be set.
2 In imx-pcm-dma-mx2.c, according to the value of asrc_enable, the
dma driver would decide whether to alloc another p2p dma channel to
support MEMORY-->ASRC_INPUT-->ASRC_OUTPUT-->ESAI_TX_FIFO route.
3 The code support 2 channel,24/32 bit audio file playback.
Signed-off-by: Chen Liangjun <b36089@freescale.com>
|
|
VDOA needs to sync with IPU.
Add VDOA driver support under IPU drivers.
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
Add tiled format macros: IPU_PIX_FMT_TILED_NV12 and
IPU_PIX_FMT_TILED_NV12F
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
Add vdoa support on i.MX6 SOC platform
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
The issue is hard to reproduce in normal envrionment. And
the reproduce rate is about 40% when doing VTE auto test.
while the driver did report being busy when the link is down
or no transmission buffers are available, it did not stop the
queue, causing instant retries. furthermore, transmission being
triggered with link down was caused by unconditional queue
wakes, especially on timeouts.
Now, wake queue only if link is up and transmission buffers
are available, and dont forget to wake queue when link has
been adjusted. next, add stop queue notification upon driver
induced transmission problems, so network stack has a chance
to handle the situation.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
Add code to support p2p dma mode.Add membership in imx_dma_data
struct to support P2P dma script. Because the P2P dma script
need 2 dma request to trigger DMA burst.
Signed-off-by: Chen Liangjun <b36089@freescale.com>
|
|
Add support for p2p(peripheral to peripheral) dma mode in SDMA
module.
1 Add p2p script membership in struct sdma_channel to support
device to device tranfer.
2 P2P dma script need more configure information then memory to
peripheral or peripheral to memory script. we configure these
information into watermark_level.
Signed-off-by: Chen Liangjun <b36089@freescale.com>
|
|
Delete unused variable busy_lock in mxc_asrc.h.
Signed-off-by: Chen Liangjun <b36089@freescale.com>
|
|
Signed-off-by: Richard Zhao <richard.zhao@freescale.com>
Acked-by: Lily Zhang
|
|
Set 10s wake alarm from now by below command
echo +10 > /sys/class/rtc/rtc0/wakealarm
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
Declaring strings in assembler source involves a certain amount of
tedious boilerplate code in order to annotate the resulting symbol
correctly.
Encapsulating this boilerplate in a macro should help to avoid some
duplication and the occasional mistake.
Signed-off-by: Dave Martin <dave.martin@linaro.org>
Acked-by: Nicolas Pitre <nicolas.pitre@linaro.org>
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
This macro is used to generate unprivileged accesses (LDRT/STRT) to user
space.
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Acked-by: Nicolas Pitre <nico@linaro.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
- change msleep(1) to udelay(500)
- msleep may be called in atomic context, which will cause
warning message
Signed-off-by: Tony LIU <junjie.liu@freescale.com>
|
|
* Improve dump regs format to easily correlate
register content.
* Update copyrigth year.
Signed-off-by: Adrian Alonso <aalonso@freescale.com>
|
|
* Fix build warnings
* clock.c: In function '_clk_pll1_enable':
warning: no return statement in function returning non-void
* clock.c: In function 'mx6_clocks_init':
warning: unused variable 'reg'
Signed-off-by: Adrian Alonso <aalonso@freescale.com>
|
|
SYSRQ is very useful for kernel debug thus enable it by default.
SYSRQ support serial port, we can send the command via minicom:
CTRL A + F (send BRK) + T: to dump the task information
Enable SYSRQ by default will not involve any performance drop
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
imx_rxint -> spin_lock_irqsave(&sport->port.lock, flags);
And then it will call the following functions:
uart_handle_sysrq_char -> handle_sysrq -> printk ->
__call_console_write_drivers -> imx_console_write ->
Here the imx_console_write function will call:
spin_lock_irqsave(&sport->port.lock, flags);
The A-A deadlock happens. We need spin_unlock before handle sysrq char
and spin_lock again after it.
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
The imx UART hardware controller can identify BREAK character and the
imx_set_termios() can accept BRKINT set by users, but current existing
imx_rxint() can't pass BREAK character and TTY_BREAK to the tty layer
as other serial drivers do (8250.c omap_serial.c).
Here add code to handle BREAK character and pass it to tty layer.
To detect error occurrence, i use URXD_ERR to replace (URXD_OVRRUN |
URXD_FRMERR | ...) because any kind of error occurs, URXD_ERR will
always be set to 1.
I put the URXD_BRK to the first place to check since when BREAK error
occurs, not only URXD_BRK is set to 1, but also URXD_PRERR and
URXD_FRMERR are all set to 1. This arrangement can filter out fake
parity and frame errors when BREAK error occurs.
Signed-off-by: Hui Wang <jason77.wang@gmail.com>
Acked-by: Sascha Hauer <s.hauer@pengutronix.de>
Acked-by: Alan Cox <alan@linux.intel.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
(cherry picked from commit 019dc9ea8d528eb3640bbba604e1e5a2f6994b1f)
|
|
- Built in gadget device driver, plug in USB cable with no response,
the reason is USB VBUS wakeup is not enable after OTG switch,make
sure pdata->port_enables is 1 even if the pdata is otg device pdata.
-Without modprobe or built in gadget device driver,after plug out
the USB otg cable,will output "wait otg vbus change timeout!".The
reason is we get error otgsc data after USB enter low power mode.
Signed-off-by: make shi <b15407@freescale.com>
|
|
1. add amic and dmic support.
2. update wm8962 codec driver
Signed-off-by: Gary Zhang <b13634@freescale.com>
|
|
1. add amic_detect pin
2. add dmic_gpio init
Signed-off-by: Gary Zhang <b13634@freescale.com>
|
|
- Add Ethernet ANSI/IEEE 802.2 LLC support. And the packet with
IP head "ETH_P_802_2" will be processed in Ethernet stack L3 layer.
- If disable the feature, ethernet stack will drop the LLC packets.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
commit 73736e0387ba0e6d2b703407b4d26168d31516a7 upstream.
Zhihua Che reported a possible memleak in slub allocator on
CONFIG_PREEMPT=y builds.
It is possible current thread migrates right before disabling irqs in
__slab_alloc(). We must check again c->freelist, and perform a normal
allocation instead of scratching c->freelist.
Many thanks to Zhihua Che for spotting this bug, introduced in 2.6.39
V2: Its also possible an IRQ freed one (or several) object(s) and
populated c->freelist, so its not a CONFIG_PREEMPT only problem.
Reported-by: Zhihua Che <zhihua.che@gmail.com>
Signed-off-by: Eric Dumazet <eric.dumazet@gmail.com>
Acked-by: Christoph Lameter <cl@linux.com>
Signed-off-by: Pekka Enberg <penberg@kernel.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
|
|
Enable USB otg function in android default configure
Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
|
|
commit 73736e0387ba0e6d2b703407b4d26168d31516a7 upstream.
Zhihua Che reported a possible memleak in slub allocator on
CONFIG_PREEMPT=y builds.
It is possible current thread migrates right before disabling irqs in
__slab_alloc(). We must check again c->freelist, and perform a normal
allocation instead of scratching c->freelist.
Many thanks to Zhihua Che for spotting this bug, introduced in 2.6.39
V2: Its also possible an IRQ freed one (or several) object(s) and
populated c->freelist, so its not a CONFIG_PREEMPT only problem.
Reported-by: Zhihua Che <zhihua.che@gmail.com>
Signed-off-by: Eric Dumazet <eric.dumazet@gmail.com>
Acked-by: Christoph Lameter <cl@linux.com>
Signed-off-by: Pekka Enberg <penberg@kernel.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
|
|
Different have different SD ports, need to add all SD irqs to
be condition of CPUfreq change and adjust the default irq threshold.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
1. When system not boot up all cores, interactive governor
will not work;
2. Adjust the default timer_rate to 50ms instead of 20ms to
avoid too many freq up/down change.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
IPU: change ipu_device thread process method to interrupt drive mode
to get better IPU post-processing load balance.
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
IPU: change ipu_device thread process method to interrupt drive mode
to get better IPU post-processing load balance.
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
TO1.0 parts donot boot properly after the following commit:
88d3af87222b37e454acd6a8de3b0cf18180da32
MX6-Switch ARM_CLK to PLL2_400MHz when ARM freq
is below 400MHz.
Correct gpt_clk was not getting enabled. Fix by adding the
appropriate gpt_clk.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Uart 3 and NFC pins are shared.
Uart 3 enablement is done by passing an early parameter
called "uart3" from uboot. Both interfaces (Uart3 and NFC)
can NOT coexist on the same configuration at the same time.
Signed-off-by: Alejandro Sierra <b18039@freescale.com>
|
|
Signed-off-by: Richard Zhao <richard.zhao@freescale.com>
Acked-by: Lily Zhang
|
|
fix the build error for audmux located at
drivers\mxc\dam
Signed-off-by: Gary Zhang <b13634@freescale.com>
|
|
On sabresd board, PMIC_ON_REQ control pmic power on/off, we can set TOP and
DP_EN of SNVS_LPCR to implement power off by software. On this way,SNVS RTC
alarm can work after power off. The description of register can be found on
other SNVS block document which provided by IC team, not i.MX6 RM.
Signed-off-by: Robin Gong <B38343@freescale.com>
|
|
UART2 and CAN interface do not have pins in common.
Therefore uart2 early parameter is not required.
Signed-off-by: Alejandro Sierra <b18039@freescale.com>
|
|
This patch corrects IPU id and IPU di for LDB mux.
As there is only one IPU on MX6DL SoC, we'll use
LVDS panel on IPU0 DI1/LVDS1 and HDMI on IPU0 DI0.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
Remove call to regulator_has_full_constraints() from Max17135 EPD PMIC
initialization code, since leaving it enabled results in a failure of
system to load properly - key regulators are disabled when 'epdc' is added
to the kernel command line.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
PLL1 can be disabled whenever ARM_CLK is below 400MHz since
ARM_CLK can be sourced from PLL2_PFD_400MHz.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
update PCIE_PWR_EN pin for RevB board, the old pin was
used by I2C3_SDA pin.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
update some pin mux of revB board.
fix i2c3 not work on sabre6q board, and change related pins.
Conflicts:
arch/arm/mach-mx6/board-mx6q_sabresd.h
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
update some pin mux of revB board.
fix i2c3 not work on sabre6q board, and change related pins.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
